From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.3 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,HTML_MESSAGE,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id AD5E4C48BD1 for ; Fri, 11 Jun 2021 08:32:21 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id EAF4D613C8 for ; Fri, 11 Jun 2021 08:32:20 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org EAF4D613C8 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=c-sky.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Received: from localhost ([::1]:34264 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lrcaS-0006cL-52 for qemu-devel@archiver.kernel.org; Fri, 11 Jun 2021 04:32:20 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:35820) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lrcZ0-0005CS-8v; Fri, 11 Jun 2021 04:30:50 -0400 Received: from out28-101.mail.aliyun.com ([115.124.28.101]:45470) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lrcYv-0003MO-Md; Fri, 11 Jun 2021 04:30:49 -0400 X-Alimail-AntiSpam: AC=CONTINUE; BC=0.07608247|-1; CH=green; DM=|CONTINUE|false|; DS=CONTINUE|ham_regular_dialog|0.0283206-0.000874953-0.970805; FP=0|0|0|0|0|-1|-1|-1; HT=ay29a033018047212; MF=zhiwei_liu@c-sky.com; NM=1; PH=DS; RN=6; RT=6; SR=0; TI=SMTPD_---.KQvv34U_1623400236; Received: from 172.27.117.59(mailfrom:zhiwei_liu@c-sky.com fp:SMTPD_---.KQvv34U_1623400236) by smtp.aliyun-inc.com(10.147.41.187); Fri, 11 Jun 2021 16:30:37 +0800 Subject: Re: [RFC PATCH 08/11] target/riscv: Update CSR xnxti in CLIC mode To: Frank Chang <0xc0de0125@gmail.com> References: <20210409074857.166082-1-zhiwei_liu@c-sky.com> <20210409074857.166082-9-zhiwei_liu@c-sky.com> From: LIU Zhiwei Message-ID: Date: Fri, 11 Jun 2021 16:30:36 +0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.8.1 MIME-Version: 1.0 In-Reply-To: Content-Type: multipart/alternative; boundary="------------B057772D64E9C34DEFD66AA1" Content-Language: en-US Received-SPF: none client-ip=115.124.28.101; envelope-from=zhiwei_liu@c-sky.com; helo=out28-101.mail.aliyun.com X-Spam_score_int: -18 X-Spam_score: -1.9 X-Spam_bar: - X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, HTML_MESSAGE=0.001, NICE_REPLY_A=-0.001, RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H3=0.001, RCVD_IN_MSPIKE_WL=0.001, SPF_HELO_NONE=0.001, SPF_NONE=0.001, UNPARSEABLE_RELAY=0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Palmer Dabbelt , Alistair Francis , "open list:RISC-V" , "qemu-devel@nongnu.org Developers" , wxy194768@alibaba-inc.com Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" This is a multi-part message in MIME format. --------------B057772D64E9C34DEFD66AA1 Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit On 6/11/21 4:15 PM, Frank Chang wrote: > LIU Zhiwei > 於 > 2021年4月9日 週五 下午3:52寫道： > > The CSR can be used by software to service the next horizontal > interrupt > when it has greater level than the saved interrupt context > (held in xcause`.pil`) and greater level than the interrupt > threshold of > the corresponding privilege mode, > > Signed-off-by: LIU Zhiwei > > --- >  target/riscv/cpu_bits.h |  16 ++++++ >  target/riscv/csr.c      | 114 > ++++++++++++++++++++++++++++++++++++++++ >  2 files changed, 130 insertions(+) > > diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h > index 7922097776..494e41edc9 100644 > --- a/target/riscv/cpu_bits.h > +++ b/target/riscv/cpu_bits.h > @@ -166,6 +166,7 @@ >  #define CSR_MCAUSE          0x342 >  #define CSR_MTVAL           0x343 >  #define CSR_MIP             0x344 > +#define CSR_MNXTI           0x345 /* clic-spec-draft */ >  #define CSR_MINTSTATUS      0x346 /* clic-spec-draft */ >  #define CSR_MINTTHRESH      0x347 /* clic-spec-draft */ > > @@ -187,6 +188,7 @@ >  #define CSR_SCAUSE          0x142 >  #define CSR_STVAL           0x143 >  #define CSR_SIP             0x144 > +#define CSR_SNXTI           0x145 /* clic-spec-draft */ >  #define CSR_SINTSTATUS      0x146 /* clic-spec-draft */ >  #define CSR_SINTTHRESH      0x147 /* clic-spec-draft */ > > @@ -596,10 +598,24 @@ >  #define MINTSTATUS_SIL                     0x0000ff00 /* sil[7:0] */ >  #define MINTSTATUS_UIL                     0x000000ff /* uil[7:0] */ > > +/* mcause */ > +#define MCAUSE_MINHV                       0x40000000 /* minhv */ > +#define MCAUSE_MPP                         0x30000000 /* mpp[1:0] */ > +#define MCAUSE_MPIE                        0x08000000 /* mpie */ > +#define MCAUSE_MPIL                        0x00ff0000 /* mpil[7:0] */ > +#define MCAUSE_EXCCODE                     0x00000fff /* > exccode[11:0] */ > + >  /* sintstatus */ >  #define SINTSTATUS_SIL                     0x0000ff00 /* sil[7:0] */ >  #define SINTSTATUS_UIL                     0x000000ff /* uil[7:0] */ > > +/* scause */ > +#define SCAUSE_SINHV                       0x40000000 /* sinhv */ > +#define SCAUSE_SPP                         0x10000000 /* spp */ > +#define SCAUSE_SPIE                        0x08000000 /* spie */ > +#define SCAUSE_SPIL                        0x00ff0000 /* spil[7:0] */ > +#define SCAUSE_EXCCODE                     0x00000fff /* > exccode[11:0] */ > + >  /* MIE masks */ >  #define MIE_SEIE                           (1 << IRQ_S_EXT) >  #define MIE_UEIE                           (1 << IRQ_U_EXT) > diff --git a/target/riscv/csr.c b/target/riscv/csr.c > index e12222b77f..72cba080bf 100644 > --- a/target/riscv/csr.c > +++ b/target/riscv/csr.c > @@ -774,6 +774,80 @@ static int rmw_mip(CPURISCVState *env, int > csrno, target_ulong *ret_value, >      return 0; >  } > > +static bool get_xnxti_status(CPURISCVState *env) > +{ > +    CPUState *cs = env_cpu(env); > +    int clic_irq, clic_priv, clic_il, pil; > + > +    if (!env->exccode) { /* No interrupt */ > +        return false; > +    } > +    /* The system is not in a CLIC mode */ > +    if (!riscv_clic_is_clic_mode(env)) { > +        return false; > +    } else { > +        riscv_clic_decode_exccode(env->exccode, &clic_priv, &clic_il, > +                                  &clic_irq); > + > +        if (env->priv == PRV_M) { > +            pil = MAX(get_field(env->mcause, MCAUSE_MPIL), > env->mintthresh); > +        } else if (env->priv == PRV_S) { > +            pil = MAX(get_field(env->scause, SCAUSE_SPIL), > env->sintthresh); > +        } else { > +            qemu_log_mask(LOG_GUEST_ERROR, > +                          "CSR: rmw xnxti with unsupported mode\n"); > +            exit(1); > +        } > + > +        if ((clic_priv != env->priv) || /* No horizontal interrupt */ > +            (clic_il <= pil) || /* No higher level interrupt */ > +            (riscv_clic_shv_interrupt(env->clic, clic_priv, > cs->cpu_index, > +                                      clic_irq))) { /* CLIC > vector mode */ > +            return false; > +        } else { > +            return true; > +        } > +    } > +} > + > +static int rmw_mnxti(CPURISCVState *env, int csrno, target_ulong > *ret_value, > +                     target_ulong new_value, target_ulong write_mask) > +{ > +    int clic_priv, clic_il, clic_irq; > +    bool ready; > +    CPUState *cs = env_cpu(env); > +    if (write_mask) { > +        env->mstatus |= new_value & (write_mask & 0b11111); > +    } > + > +    qemu_mutex_lock_iothread(); > > > Hi Zhiwei, > > May I ask what's the purpose to request the BQL here with > /qemu_mutex_lock_iothread()/? > Is there any critical data we need to protect in /rmw_mnxti()/? > As far I see, /rmw_mnxti()/ won't call /cpu_interrupt()/ which need > BQL to be held before calling. > Am I missing anything? In my opinion, if you read or write any  MMIO register, you need to hold the BQL. As you can quickly see, it calls riscv_clic_clean_pending. That's why it should hold the BQL. Zhiwei > > Regard, > Frank Chang > > +    ready = get_xnxti_status(env); > +    if (ready) { > +        riscv_clic_decode_exccode(env->exccode, &clic_priv, &clic_il, > +                                  &clic_irq); > +        if (write_mask) { > +            bool edge = riscv_clic_edge_triggered(env->clic, > clic_priv, > + cs->cpu_index, clic_irq); > +            if (edge) { > +                riscv_clic_clean_pending(env->clic, clic_priv, > +                                         cs->cpu_index, clic_irq); > +            } > +            env->mintstatus = set_field(env->mintstatus, > +                                        MINTSTATUS_MIL, clic_il); > +            env->mcause = set_field(env->mcause, MCAUSE_EXCCODE, > clic_irq); > +        } > +        if (ret_value) { > +            *ret_value = (env->mtvt & ~0x3f) + > sizeof(target_ulong) * clic_irq; > +        } > +    } else { > +        if (ret_value) { > +            *ret_value = 0; > +        } > +    } > +    qemu_mutex_unlock_iothread(); > +    return 0; > +} > + >  static int read_mintstatus(CPURISCVState *env, int csrno, > target_ulong *val) >  { >      *val = env->mintstatus; > @@ -982,6 +1056,44 @@ static int rmw_sip(CPURISCVState *env, int > csrno, target_ulong *ret_value, >      return ret; >  } > > +static int rmw_snxti(CPURISCVState *env, int csrno, target_ulong > *ret_value, > +                     target_ulong new_value, target_ulong write_mask) > +{ > +    int clic_priv, clic_il, clic_irq; > +    bool ready; > +    CPUState *cs = env_cpu(env); > +    if (write_mask) { > +        env->mstatus |= new_value & (write_mask & 0b11111); > +    } > + > +    qemu_mutex_lock_iothread(); > +    ready = get_xnxti_status(env); > +    if (ready) { > +        riscv_clic_decode_exccode(env->exccode, &clic_priv, &clic_il, > +                                  &clic_irq); > +        if (write_mask) { > +            bool edge = riscv_clic_edge_triggered(env->clic, > clic_priv, > + cs->cpu_index, clic_irq); > +            if (edge) { > +                riscv_clic_clean_pending(env->clic, clic_priv, > +                                         cs->cpu_index, clic_irq); > +            } > +            env->mintstatus = set_field(env->mintstatus, > +                                        MINTSTATUS_SIL, clic_il); > +            env->scause = set_field(env->scause, SCAUSE_EXCCODE, > clic_irq); > +        } > +        if (ret_value) { > +            *ret_value = (env->stvt & ~0x3f) + > sizeof(target_ulong) * clic_irq; > +        } > +    } else { > +        if (ret_value) { > +            *ret_value = 0; > +        } > +    } > +    qemu_mutex_unlock_iothread(); > +    return 0; > +} > + >  static int read_sintstatus(CPURISCVState *env, int csrno, > target_ulong *val) >  { >      target_ulong mask = SINTSTATUS_SIL | SINTSTATUS_UIL; > @@ -1755,6 +1867,7 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { > >      /* Machine Mode Core Level Interrupt Controller */ >      [CSR_MTVT] = { "mtvt", clic,  read_mtvt,  write_mtvt   }, > +    [CSR_MNXTI] = { "mnxti", clic,  NULL,  NULL, rmw_mnxti   }, >      [CSR_MINTSTATUS] = { "mintstatus", clic, read_mintstatus }, >      [CSR_MINTTHRESH] = { "mintthresh", clic, read_mintthresh, >                           write_mintthresh }, > @@ -1766,6 +1879,7 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { > >      /* Supervisor Mode Core Level Interrupt Controller */ >      [CSR_STVT] = { "stvt", clic,  read_stvt, write_stvt    }, > +    [CSR_SNXTI] = { "snxti", clic,  NULL,  NULL, rmw_snxti   }, > >  #endif /* !CONFIG_USER_ONLY */ >  }; > -- > 2.25.1 > > --------------B057772D64E9C34DEFD66AA1 Content-Type: text/html; charset=utf-8 Content-Transfer-Encoding: 8bit


On 6/11/21 4:15 PM, Frank Chang wrote:
LIU Zhiwei <zhiwei_liu@c-sky.com> 於 2021年4月9日 週五 下午3:52寫道：
The CSR can be used by software to service the next horizontal interrupt
when it has greater level than the saved interrupt context
(held in xcause`.pil`) and greater level than the interrupt threshold of
the corresponding privilege mode,

Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
---
 target/riscv/cpu_bits.h |  16 ++++++
 target/riscv/csr.c      | 114 ++++++++++++++++++++++++++++++++++++++++
 2 files changed, 130 insertions(+)

diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h
index 7922097776..494e41edc9 100644
--- a/target/riscv/cpu_bits.h
+++ b/target/riscv/cpu_bits.h
@@ -166,6 +166,7 @@
 #define CSR_MCAUSE          0x342
 #define CSR_MTVAL           0x343
 #define CSR_MIP             0x344
+#define CSR_MNXTI           0x345 /* clic-spec-draft */
 #define CSR_MINTSTATUS      0x346 /* clic-spec-draft */
 #define CSR_MINTTHRESH      0x347 /* clic-spec-draft */

@@ -187,6 +188,7 @@
 #define CSR_SCAUSE          0x142
 #define CSR_STVAL           0x143
 #define CSR_SIP             0x144
+#define CSR_SNXTI           0x145 /* clic-spec-draft */
 #define CSR_SINTSTATUS      0x146 /* clic-spec-draft */
 #define CSR_SINTTHRESH      0x147 /* clic-spec-draft */

@@ -596,10 +598,24 @@
 #define MINTSTATUS_SIL                     0x0000ff00 /* sil[7:0] */
 #define MINTSTATUS_UIL                     0x000000ff /* uil[7:0] */

+/* mcause */
+#define MCAUSE_MINHV                       0x40000000 /* minhv */
+#define MCAUSE_MPP                         0x30000000 /* mpp[1:0] */
+#define MCAUSE_MPIE                        0x08000000 /* mpie */
+#define MCAUSE_MPIL                        0x00ff0000 /* mpil[7:0] */
+#define MCAUSE_EXCCODE                     0x00000fff /* exccode[11:0] */
+
 /* sintstatus */
 #define SINTSTATUS_SIL                     0x0000ff00 /* sil[7:0] */
 #define SINTSTATUS_UIL                     0x000000ff /* uil[7:0] */

+/* scause */
+#define SCAUSE_SINHV                       0x40000000 /* sinhv */
+#define SCAUSE_SPP                         0x10000000 /* spp */
+#define SCAUSE_SPIE                        0x08000000 /* spie */
+#define SCAUSE_SPIL                        0x00ff0000 /* spil[7:0] */
+#define SCAUSE_EXCCODE                     0x00000fff /* exccode[11:0] */
+
 /* MIE masks */
 #define MIE_SEIE                           (1 << IRQ_S_EXT)
 #define MIE_UEIE                           (1 << IRQ_U_EXT)
diff --git a/target/riscv/csr.c b/target/riscv/csr.c
index e12222b77f..72cba080bf 100644
--- a/target/riscv/csr.c
+++ b/target/riscv/csr.c
@@ -774,6 +774,80 @@ static int rmw_mip(CPURISCVState *env, int csrno, target_ulong *ret_value,
     return 0;
 }

+static bool get_xnxti_status(CPURISCVState *env)
+{
+    CPUState *cs = env_cpu(env);
+    int clic_irq, clic_priv, clic_il, pil;
+
+    if (!env->exccode) { /* No interrupt */
+        return false;
+    }
+    /* The system is not in a CLIC mode */
+    if (!riscv_clic_is_clic_mode(env)) {
+        return false;
+    } else {
+        riscv_clic_decode_exccode(env->exccode, &clic_priv, &clic_il,
+                                  &clic_irq);
+
+        if (env->priv == PRV_M) {
+            pil = MAX(get_field(env->mcause, MCAUSE_MPIL), env->mintthresh);
+        } else if (env->priv == PRV_S) {
+            pil = MAX(get_field(env->scause, SCAUSE_SPIL), env->sintthresh);
+        } else {
+            qemu_log_mask(LOG_GUEST_ERROR,
+                          "CSR: rmw xnxti with unsupported mode\n");
+            exit(1);
+        }
+
+        if ((clic_priv != env->priv) || /* No horizontal interrupt */
+            (clic_il <= pil) || /* No higher level interrupt */
+            (riscv_clic_shv_interrupt(env->clic, clic_priv, cs->cpu_index,
+                                      clic_irq))) { /* CLIC vector mode */
+            return false;
+        } else {
+            return true;
+        }
+    }
+}
+
+static int rmw_mnxti(CPURISCVState *env, int csrno, target_ulong *ret_value,
+                     target_ulong new_value, target_ulong write_mask)
+{
+    int clic_priv, clic_il, clic_irq;
+    bool ready;
+    CPUState *cs = env_cpu(env);
+    if (write_mask) {
+        env->mstatus |= new_value & (write_mask & 0b11111);
+    }
+
+    qemu_mutex_lock_iothread();

Hi Zhiwei,

May I ask what's the purpose to request the BQL here with qemu_mutex_lock_iothread()?
Is there any critical data we need to protect in rmw_mnxti()?
As far I see, rmw_mnxti() won't call cpu_interrupt() which need BQL to be held before calling.
Am I missing anything?
In my opinion, if you read or write any  MMIO register, you need to hold the BQL. As you can quickly see,
it calls riscv_clic_clean_pending. That's why it should hold the BQL.

Zhiwei

Regard,
Frank Chang
 
+    ready = get_xnxti_status(env);
+    if (ready) {
+        riscv_clic_decode_exccode(env->exccode, &clic_priv, &clic_il,
+                                  &clic_irq);
+        if (write_mask) {
+            bool edge = riscv_clic_edge_triggered(env->clic, clic_priv,
+                                                  cs->cpu_index, clic_irq);
+            if (edge) {
+                riscv_clic_clean_pending(env->clic, clic_priv,
+                                         cs->cpu_index, clic_irq);
+            }
+            env->mintstatus = set_field(env->mintstatus,
+                                        MINTSTATUS_MIL, clic_il);
+            env->mcause = set_field(env->mcause, MCAUSE_EXCCODE, clic_irq);
+        }
+        if (ret_value) {
+            *ret_value = (env->mtvt & ~0x3f) + sizeof(target_ulong) * clic_irq;
+        }
+    } else {
+        if (ret_value) {
+            *ret_value = 0;
+        }
+    }
+    qemu_mutex_unlock_iothread();
+    return 0;
+}
+
 static int read_mintstatus(CPURISCVState *env, int csrno, target_ulong *val)
 {
     *val = env->mintstatus;
@@ -982,6 +1056,44 @@ static int rmw_sip(CPURISCVState *env, int csrno, target_ulong *ret_value,
     return ret;
 }

+static int rmw_snxti(CPURISCVState *env, int csrno, target_ulong *ret_value,
+                     target_ulong new_value, target_ulong write_mask)
+{
+    int clic_priv, clic_il, clic_irq;
+    bool ready;
+    CPUState *cs = env_cpu(env);
+    if (write_mask) {
+        env->mstatus |= new_value & (write_mask & 0b11111);
+    }
+
+    qemu_mutex_lock_iothread();
+    ready = get_xnxti_status(env);
+    if (ready) {
+        riscv_clic_decode_exccode(env->exccode, &clic_priv, &clic_il,
+                                  &clic_irq);
+        if (write_mask) {
+            bool edge = riscv_clic_edge_triggered(env->clic, clic_priv,
+                                                  cs->cpu_index, clic_irq);
+            if (edge) {
+                riscv_clic_clean_pending(env->clic, clic_priv,
+                                         cs->cpu_index, clic_irq);
+            }
+            env->mintstatus = set_field(env->mintstatus,
+                                        MINTSTATUS_SIL, clic_il);
+            env->scause = set_field(env->scause, SCAUSE_EXCCODE, clic_irq);
+        }
+        if (ret_value) {
+            *ret_value = (env->stvt & ~0x3f) + sizeof(target_ulong) * clic_irq;
+        }
+    } else {
+        if (ret_value) {
+            *ret_value = 0;
+        }
+    }
+    qemu_mutex_unlock_iothread();
+    return 0;
+}
+
 static int read_sintstatus(CPURISCVState *env, int csrno, target_ulong *val)
 {
     target_ulong mask = SINTSTATUS_SIL | SINTSTATUS_UIL;
@@ -1755,6 +1867,7 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = {

     /* Machine Mode Core Level Interrupt Controller */
     [CSR_MTVT] = { "mtvt", clic,  read_mtvt,  write_mtvt      },
+    [CSR_MNXTI] = { "mnxti", clic,  NULL,  NULL,  rmw_mnxti   },
     [CSR_MINTSTATUS] = { "mintstatus", clic,  read_mintstatus },
     [CSR_MINTTHRESH] = { "mintthresh", clic,  read_mintthresh,
                          write_mintthresh },
@@ -1766,6 +1879,7 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = {

     /* Supervisor Mode Core Level Interrupt Controller */
     [CSR_STVT] = { "stvt", clic,  read_stvt, write_stvt       },
+    [CSR_SNXTI] = { "snxti", clic,  NULL,  NULL,  rmw_snxti   },

 #endif /* !CONFIG_USER_ONLY */
 };
--
2.25.1


--------------B057772D64E9C34DEFD66AA1--