From: Jon Hunter <jon-hunter@ti.com>
To: Benoit Cousson <b-cousson@ti.com>
Cc: device-tree <devicetree-discuss@lists.ozlabs.org>,
linux-omap <linux-omap@vger.kernel.org>,
linux-arm <linux-arm-kernel@lists.infradead.org>,
Jon Hunter <jon-hunter@ti.com>
Subject: [PATCH 1/3] ARM: dts: Update OMAP4 timer addresses
Date: Thu, 1 Nov 2012 10:49:25 -0500 [thread overview]
Message-ID: <1351784967-32520-2-git-send-email-jon-hunter@ti.com> (raw)
In-Reply-To: <1351784967-32520-1-git-send-email-jon-hunter@ti.com>
For OMAP4 devices, timers 5-8 have both a L3 bus address and a Cortex-A9
private bus address. Currently the device-tree source only contains the
L3 bus address for these timers. Update these timers to include the
Cortex-A9 private address and make the default address the Cortex-A9
private bus address to match the current HWMOD implementation.
Signed-off-by: Jon Hunter <jon-hunter@ti.com>
---
arch/arm/boot/dts/omap4.dtsi | 20 ++++++++++++--------
1 file changed, 12 insertions(+), 8 deletions(-)
diff --git a/arch/arm/boot/dts/omap4.dtsi b/arch/arm/boot/dts/omap4.dtsi
index 23ee149..739bb79 100644
--- a/arch/arm/boot/dts/omap4.dtsi
+++ b/arch/arm/boot/dts/omap4.dtsi
@@ -469,33 +469,37 @@
ti,hwmods = "timer4";
};
- timer5: timer@49038000 {
+ timer5: timer@40138000 {
compatible = "ti,omap2-timer";
- reg = <0x49038000 0x80>;
+ reg = <0x40138000 0x80>,
+ <0x49038000 0x80>;
interrupts = <0 41 0x4>;
ti,hwmods = "timer5";
ti,timer-dsp;
};
- timer6: timer@4903a000 {
+ timer6: timer@4013a000 {
compatible = "ti,omap2-timer";
- reg = <0x4903a000 0x80>;
+ reg = <0x4013a000 0x80>,
+ <0x4903a000 0x80>;
interrupts = <0 42 0x4>;
ti,hwmods = "timer6";
ti,timer-dsp;
};
- timer7: timer@4903c000 {
+ timer7: timer@4013c000 {
compatible = "ti,omap2-timer";
- reg = <0x4903c000 0x80>;
+ reg = <0x4013c000 0x80>,
+ <0x4903c000 0x80>;
interrupts = <0 43 0x4>;
ti,hwmods = "timer7";
ti,timer-dsp;
};
- timer8: timer@4903e000 {
+ timer8: timer@4013e000 {
compatible = "ti,omap2-timer";
- reg = <0x4903e000 0x80>;
+ reg = <0x4013e000 0x80>,
+ <0x4903e000 0x80>;
interrupts = <0 44 0x4>;
ti,hwmods = "timer8";
ti,timer-pwm;
--
1.7.9.5
WARNING: multiple messages have this Message-ID (diff)
From: jon-hunter@ti.com (Jon Hunter)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 1/3] ARM: dts: Update OMAP4 timer addresses
Date: Thu, 1 Nov 2012 10:49:25 -0500 [thread overview]
Message-ID: <1351784967-32520-2-git-send-email-jon-hunter@ti.com> (raw)
In-Reply-To: <1351784967-32520-1-git-send-email-jon-hunter@ti.com>
For OMAP4 devices, timers 5-8 have both a L3 bus address and a Cortex-A9
private bus address. Currently the device-tree source only contains the
L3 bus address for these timers. Update these timers to include the
Cortex-A9 private address and make the default address the Cortex-A9
private bus address to match the current HWMOD implementation.
Signed-off-by: Jon Hunter <jon-hunter@ti.com>
---
arch/arm/boot/dts/omap4.dtsi | 20 ++++++++++++--------
1 file changed, 12 insertions(+), 8 deletions(-)
diff --git a/arch/arm/boot/dts/omap4.dtsi b/arch/arm/boot/dts/omap4.dtsi
index 23ee149..739bb79 100644
--- a/arch/arm/boot/dts/omap4.dtsi
+++ b/arch/arm/boot/dts/omap4.dtsi
@@ -469,33 +469,37 @@
ti,hwmods = "timer4";
};
- timer5: timer at 49038000 {
+ timer5: timer at 40138000 {
compatible = "ti,omap2-timer";
- reg = <0x49038000 0x80>;
+ reg = <0x40138000 0x80>,
+ <0x49038000 0x80>;
interrupts = <0 41 0x4>;
ti,hwmods = "timer5";
ti,timer-dsp;
};
- timer6: timer at 4903a000 {
+ timer6: timer at 4013a000 {
compatible = "ti,omap2-timer";
- reg = <0x4903a000 0x80>;
+ reg = <0x4013a000 0x80>,
+ <0x4903a000 0x80>;
interrupts = <0 42 0x4>;
ti,hwmods = "timer6";
ti,timer-dsp;
};
- timer7: timer at 4903c000 {
+ timer7: timer at 4013c000 {
compatible = "ti,omap2-timer";
- reg = <0x4903c000 0x80>;
+ reg = <0x4013c000 0x80>,
+ <0x4903c000 0x80>;
interrupts = <0 43 0x4>;
ti,hwmods = "timer7";
ti,timer-dsp;
};
- timer8: timer at 4903e000 {
+ timer8: timer at 4013e000 {
compatible = "ti,omap2-timer";
- reg = <0x4903e000 0x80>;
+ reg = <0x4013e000 0x80>,
+ <0x4903e000 0x80>;
interrupts = <0 44 0x4>;
ti,hwmods = "timer8";
ti,timer-pwm;
--
1.7.9.5
next prev parent reply other threads:[~2012-11-01 15:49 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-11-01 15:49 [PATCH 0/3] ARM: dts: OMAP4/5 device-tree timer updates Jon Hunter
2012-11-01 15:49 ` Jon Hunter
2012-11-01 15:49 ` Jon Hunter [this message]
2012-11-01 15:49 ` [PATCH 1/3] ARM: dts: Update OMAP4 timer addresses Jon Hunter
2012-11-01 15:49 ` [PATCH 2/3] ARM: dts: Add OMAP5 timer nodes Jon Hunter
2012-11-01 15:49 ` Jon Hunter
2012-11-01 15:49 ` [PATCH 3/3] ARM: dts: Add OMAP5 counter node Jon Hunter
2012-11-01 15:49 ` Jon Hunter
2012-11-01 16:14 ` [PATCH 0/3] ARM: dts: OMAP4/5 device-tree timer updates Benoit Cousson
2012-11-01 16:14 ` Benoit Cousson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1351784967-32520-2-git-send-email-jon-hunter@ti.com \
--to=jon-hunter@ti.com \
--cc=b-cousson@ti.com \
--cc=devicetree-discuss@lists.ozlabs.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-omap@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.