From: Marek Szyprowski <m.szyprowski@samsung.com> To: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org Cc: Marek Szyprowski <m.szyprowski@samsung.com>, Tomasz Figa <tomasz.figa@gmail.com>, Kyungmin Park <kyungmin.park@samsung.com>, Russell King - ARM Linux <linux@arm.linux.org.uk>, Kukjin Kim <kgene.kim@samsung.com>, lauraa@codeaurora.org, linux-omap@vger.kernel.org, linus.walleij@linaro.org, santosh.shilimkar@ti.com, tony@atomide.com, drake@endlessm.com, loeliger@gmail.com Subject: [PATCH v5 7/7] ARM: dts: exynos4: Add nodes for L2 cache controller Date: Wed, 24 Sep 2014 13:05:41 +0200 [thread overview] Message-ID: <1411556741-5810-8-git-send-email-m.szyprowski@samsung.com> (raw) In-Reply-To: <1411556741-5810-1-git-send-email-m.szyprowski@samsung.com> From: Tomasz Figa <t.figa@samsung.com> This patch adds device tree nodes for L2 cache controller present on Exynos4 SoCs. Signed-off-by: Tomasz Figa <t.figa@samsung.com> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> --- arch/arm/boot/dts/exynos4210.dtsi | 9 +++++++++ arch/arm/boot/dts/exynos4x12.dtsi | 14 ++++++++++++++ 2 files changed, 23 insertions(+) diff --git a/arch/arm/boot/dts/exynos4210.dtsi b/arch/arm/boot/dts/exynos4210.dtsi index b31315fc0afa..3b8e094144e6 100644 --- a/arch/arm/boot/dts/exynos4210.dtsi +++ b/arch/arm/boot/dts/exynos4210.dtsi @@ -64,6 +64,15 @@ reg = <0x10023CA0 0x20>; }; + l2c: l2-cache-controller@10502000 { + compatible = "arm,pl310-cache"; + reg = <0x10502000 0x1000>; + cache-unified; + cache-level = <2>; + arm,tag-latency = <2 2 1>; + arm,data-latency = <2 2 1>; + }; + gic: interrupt-controller@10490000 { cpu-offset = <0x8000>; }; diff --git a/arch/arm/boot/dts/exynos4x12.dtsi b/arch/arm/boot/dts/exynos4x12.dtsi index 771412e7c06c..6ee773921559 100644 --- a/arch/arm/boot/dts/exynos4x12.dtsi +++ b/arch/arm/boot/dts/exynos4x12.dtsi @@ -54,6 +54,20 @@ reg = <0x10023CA0 0x20>; }; + l2c: l2-cache-controller@10502000 { + compatible = "arm,pl310-cache"; + reg = <0x10502000 0x1000>; + cache-unified; + cache-level = <2>; + arm,tag-latency = <2 2 1>; + arm,data-latency = <3 2 1>; + arm,double-linefill = <1>; + arm,double-linefill-incr = <0>; + arm,double-linefill-wrap = <1>; + arm,prefetch-drop = <1>; + arm,prefetch-offset = <7>; + }; + clock: clock-controller@10030000 { compatible = "samsung,exynos4412-clock"; reg = <0x10030000 0x20000>; -- 1.9.2
WARNING: multiple messages have this Message-ID (diff)
From: m.szyprowski@samsung.com (Marek Szyprowski) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 7/7] ARM: dts: exynos4: Add nodes for L2 cache controller Date: Wed, 24 Sep 2014 13:05:41 +0200 [thread overview] Message-ID: <1411556741-5810-8-git-send-email-m.szyprowski@samsung.com> (raw) In-Reply-To: <1411556741-5810-1-git-send-email-m.szyprowski@samsung.com> From: Tomasz Figa <t.figa@samsung.com> This patch adds device tree nodes for L2 cache controller present on Exynos4 SoCs. Signed-off-by: Tomasz Figa <t.figa@samsung.com> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> --- arch/arm/boot/dts/exynos4210.dtsi | 9 +++++++++ arch/arm/boot/dts/exynos4x12.dtsi | 14 ++++++++++++++ 2 files changed, 23 insertions(+) diff --git a/arch/arm/boot/dts/exynos4210.dtsi b/arch/arm/boot/dts/exynos4210.dtsi index b31315fc0afa..3b8e094144e6 100644 --- a/arch/arm/boot/dts/exynos4210.dtsi +++ b/arch/arm/boot/dts/exynos4210.dtsi @@ -64,6 +64,15 @@ reg = <0x10023CA0 0x20>; }; + l2c: l2-cache-controller at 10502000 { + compatible = "arm,pl310-cache"; + reg = <0x10502000 0x1000>; + cache-unified; + cache-level = <2>; + arm,tag-latency = <2 2 1>; + arm,data-latency = <2 2 1>; + }; + gic: interrupt-controller at 10490000 { cpu-offset = <0x8000>; }; diff --git a/arch/arm/boot/dts/exynos4x12.dtsi b/arch/arm/boot/dts/exynos4x12.dtsi index 771412e7c06c..6ee773921559 100644 --- a/arch/arm/boot/dts/exynos4x12.dtsi +++ b/arch/arm/boot/dts/exynos4x12.dtsi @@ -54,6 +54,20 @@ reg = <0x10023CA0 0x20>; }; + l2c: l2-cache-controller at 10502000 { + compatible = "arm,pl310-cache"; + reg = <0x10502000 0x1000>; + cache-unified; + cache-level = <2>; + arm,tag-latency = <2 2 1>; + arm,data-latency = <3 2 1>; + arm,double-linefill = <1>; + arm,double-linefill-incr = <0>; + arm,double-linefill-wrap = <1>; + arm,prefetch-drop = <1>; + arm,prefetch-offset = <7>; + }; + clock: clock-controller at 10030000 { compatible = "samsung,exynos4412-clock"; reg = <0x10030000 0x20000>; -- 1.9.2
next prev parent reply other threads:[~2014-09-24 11:05 UTC|newest] Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top 2014-09-24 11:05 [PATCH v5 0/7] Enable L2 cache support on Exynos4210/4x12 SoCs Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski 2014-09-24 11:05 ` [PATCH v5 1/7] ARM: l2c: Refactor the driver to use commit-like interface Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski 2014-09-24 11:05 ` [PATCH v5 2/7] ARM: l2c: Add interface to ask hypervisor to configure L2C Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski 2014-09-24 11:05 ` [PATCH v5 3/7] ARM: l2c: Get outer cache .write_sec callback from mach_desc only if not NULL Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski 2014-09-24 11:05 ` [PATCH v5 4/7] ARM: l2c: Add support for overriding prefetch settings Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski 2014-09-24 11:14 ` Mark Rutland 2014-09-24 11:14 ` Mark Rutland 2014-09-24 11:14 ` Mark Rutland 2014-09-24 11:19 ` Tomasz Figa 2014-09-24 11:19 ` Tomasz Figa 2014-09-24 11:19 ` Tomasz Figa 2014-09-24 12:10 ` Mark Rutland 2014-09-24 12:10 ` Mark Rutland 2014-09-24 12:10 ` Mark Rutland 2014-09-24 22:12 ` Russell King - ARM Linux 2014-09-24 22:12 ` Russell King - ARM Linux 2014-09-24 22:12 ` Russell King - ARM Linux 2014-09-24 11:05 ` [PATCH v5 5/7] ARM: EXYNOS: Add .write_sec outer cache callback for L2C-310 Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski 2014-09-24 11:05 ` [PATCH v5 6/7] ARM: EXYNOS: Add support for non-secure L2X0 resume Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski 2014-09-24 11:05 ` Marek Szyprowski [this message] 2014-09-24 11:05 ` [PATCH v5 7/7] ARM: dts: exynos4: Add nodes for L2 cache controller Marek Szyprowski 2015-01-14 15:46 ` [PATCH v5 0/7] Enable L2 cache support on Exynos4210/4x12 SoCs Alexandre Belloni 2015-01-14 15:46 ` Alexandre Belloni 2015-01-14 16:21 ` Russell King - ARM Linux 2015-01-14 16:21 ` Russell King - ARM Linux 2015-01-14 16:49 ` Alexandre Belloni 2015-01-14 16:49 ` Alexandre Belloni
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1411556741-5810-8-git-send-email-m.szyprowski@samsung.com \ --to=m.szyprowski@samsung.com \ --cc=drake@endlessm.com \ --cc=kgene.kim@samsung.com \ --cc=kyungmin.park@samsung.com \ --cc=lauraa@codeaurora.org \ --cc=linus.walleij@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-omap@vger.kernel.org \ --cc=linux-samsung-soc@vger.kernel.org \ --cc=linux@arm.linux.org.uk \ --cc=loeliger@gmail.com \ --cc=santosh.shilimkar@ti.com \ --cc=tomasz.figa@gmail.com \ --cc=tony@atomide.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.