From: Mikko Perttunen <mikko.perttunen@kapsi.fi> To: swarren@wwwdotorg.org, thierry.reding@gmail.com, gnurou@gmail.com, pdeschrijver@nvidia.com, rjw@rjwysocki.net, viresh.kumar@linaro.org Cc: mturquette@linaro.org, pwalmsley@nvidia.com, vinceh@nvidia.com, pgaikwad@nvidia.com, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-tegra@vger.kernel.org, linux-arm-kernel@lists.infradead.org, tuomas.tynkkynen@iki.fi, Tuomas Tynkkynen <ttynkkynen@nvidia.com>, Mikko Perttunen <mikko.perttunen@kapsi.fi>, devicetree@vger.kernel.org Subject: [PATCH v8 13/18] cpufreq: tegra124: Add device tree bindings Date: Sun, 1 Mar 2015 14:44:36 +0200 [thread overview] Message-ID: <1425213881-5262-14-git-send-email-mikko.perttunen@kapsi.fi> (raw) In-Reply-To: <1425213881-5262-1-git-send-email-mikko.perttunen@kapsi.fi> From: Tuomas Tynkkynen <ttynkkynen@nvidia.com> The cpufreq driver for Tegra124 will be a different one than the old Tegra20 cpufreq driver (tegra-cpufreq), which does not use the device tree. Signed-off-by: Tuomas Tynkkynen <ttynkkynen@nvidia.com> Signed-off-by: Mikko Perttunen <mikko.perttunen@kapsi.fi> Cc: devicetree@vger.kernel.org --- .../bindings/cpufreq/tegra124-cpufreq.txt | 44 ++++++++++++++++++++++ 1 file changed, 44 insertions(+) create mode 100644 Documentation/devicetree/bindings/cpufreq/tegra124-cpufreq.txt diff --git a/Documentation/devicetree/bindings/cpufreq/tegra124-cpufreq.txt b/Documentation/devicetree/bindings/cpufreq/tegra124-cpufreq.txt new file mode 100644 index 0000000..b1669fb --- /dev/null +++ b/Documentation/devicetree/bindings/cpufreq/tegra124-cpufreq.txt @@ -0,0 +1,44 @@ +Tegra124 CPU frequency scaling driver bindings +---------------------------------------------- + +Both required and optional properties listed below must be defined +under node /cpus/cpu@0. + +Required properties: +- clocks: Must contain an entry for each entry in clock-names. + See ../clocks/clock-bindings.txt for details. +- clock-names: Must include the following entries: + - cpu_g: Clock mux for the fast CPU cluster. + - cpu_lp: Clock mux for the low-power CPU cluster. + - pll_x: Fast PLL clocksource. + - pll_p: Auxiliary PLL used during fast PLL rate changes. + - dfll: Fast DFLL clocksource that also automatically scales CPU voltage. +- vdd-cpu-supply: Regulator for CPU voltage + +Optional properties: +- clock-latency: Specify the possible maximum transition latency for clock, + in unit of nanoseconds. + +Example: +-------- +cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a15"; + reg = <0>; + + clocks = <&tegra_car TEGRA124_CLK_CCLK_G>, + <&tegra_car TEGRA124_CLK_CCLK_LP>, + <&tegra_car TEGRA124_CLK_PLL_X>, + <&tegra_car TEGRA124_CLK_PLL_P>, + <&dfll>; + clock-names = "cpu_g", "cpu_lp", "pll_x", "pll_p", "dfll"; + clock-latency = <300000>; + vdd-cpu-supply: <&vdd_cpu>; + }; + + <...> +}; -- 2.3.0
WARNING: multiple messages have this Message-ID (diff)
From: mikko.perttunen@kapsi.fi (Mikko Perttunen) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v8 13/18] cpufreq: tegra124: Add device tree bindings Date: Sun, 1 Mar 2015 14:44:36 +0200 [thread overview] Message-ID: <1425213881-5262-14-git-send-email-mikko.perttunen@kapsi.fi> (raw) In-Reply-To: <1425213881-5262-1-git-send-email-mikko.perttunen@kapsi.fi> From: Tuomas Tynkkynen <ttynkkynen@nvidia.com> The cpufreq driver for Tegra124 will be a different one than the old Tegra20 cpufreq driver (tegra-cpufreq), which does not use the device tree. Signed-off-by: Tuomas Tynkkynen <ttynkkynen@nvidia.com> Signed-off-by: Mikko Perttunen <mikko.perttunen@kapsi.fi> Cc: devicetree at vger.kernel.org --- .../bindings/cpufreq/tegra124-cpufreq.txt | 44 ++++++++++++++++++++++ 1 file changed, 44 insertions(+) create mode 100644 Documentation/devicetree/bindings/cpufreq/tegra124-cpufreq.txt diff --git a/Documentation/devicetree/bindings/cpufreq/tegra124-cpufreq.txt b/Documentation/devicetree/bindings/cpufreq/tegra124-cpufreq.txt new file mode 100644 index 0000000..b1669fb --- /dev/null +++ b/Documentation/devicetree/bindings/cpufreq/tegra124-cpufreq.txt @@ -0,0 +1,44 @@ +Tegra124 CPU frequency scaling driver bindings +---------------------------------------------- + +Both required and optional properties listed below must be defined +under node /cpus/cpu at 0. + +Required properties: +- clocks: Must contain an entry for each entry in clock-names. + See ../clocks/clock-bindings.txt for details. +- clock-names: Must include the following entries: + - cpu_g: Clock mux for the fast CPU cluster. + - cpu_lp: Clock mux for the low-power CPU cluster. + - pll_x: Fast PLL clocksource. + - pll_p: Auxiliary PLL used during fast PLL rate changes. + - dfll: Fast DFLL clocksource that also automatically scales CPU voltage. +- vdd-cpu-supply: Regulator for CPU voltage + +Optional properties: +- clock-latency: Specify the possible maximum transition latency for clock, + in unit of nanoseconds. + +Example: +-------- +cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu at 0 { + device_type = "cpu"; + compatible = "arm,cortex-a15"; + reg = <0>; + + clocks = <&tegra_car TEGRA124_CLK_CCLK_G>, + <&tegra_car TEGRA124_CLK_CCLK_LP>, + <&tegra_car TEGRA124_CLK_PLL_X>, + <&tegra_car TEGRA124_CLK_PLL_P>, + <&dfll>; + clock-names = "cpu_g", "cpu_lp", "pll_x", "pll_p", "dfll"; + clock-latency = <300000>; + vdd-cpu-supply: <&vdd_cpu>; + }; + + <...> +}; -- 2.3.0
next prev parent reply other threads:[~2015-03-01 12:44 UTC|newest] Thread overview: 90+ messages / expand[flat|nested] mbox.gz Atom feed top 2015-03-01 12:44 [PATCH v8 00/18] Tegra124 CL-DVFS / DFLL clocksource + cpufreq Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 02/18] clk: tegra: Add library for the DFLL clock source (open-loop mode) Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 04/18] clk: tegra: Add functions for parsing CVB tables Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen [not found] ` <1425213881-5262-1-git-send-email-mikko.perttunen-/1wQRMveznE@public.gmane.org> 2015-03-01 12:44 ` [PATCH v8 01/18] clk: tegra: Add binding for the Tegra124 DFLL clocksource Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 03/18] clk: tegra: Add closed loop support for the DFLL Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 05/18] clk: tegra: Introduce ability for SoC-specific reset control callbacks Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 07/18] clk: tegra: Add Tegra124 DFLL clocksource platform driver Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 11/18] ARM: tegra: Add the DFLL to Tegra124 device tree Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 16/18] ARM: tegra: Add entries for cpufreq on Tegra124 Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 06/18] clk: tegra: Add DFLL DVCO reset control for Tegra124 Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 08/18] clk: tegra: Save/restore CCLKG_BURST_POLICY on suspend Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 09/18] clk: tegra: Add the DFLL as a possible parent of the cclk_g clock Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 10/18] clk: tegra: Initialize PLL_X before CCLK_G to ensure it has a parent Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-04-10 21:08 ` Michael Turquette 2015-04-10 21:08 ` Michael Turquette 2015-04-10 21:08 ` Michael Turquette 2015-04-11 11:00 ` Mikko Perttunen 2015-04-11 11:00 ` Mikko Perttunen 2015-04-11 11:00 ` Mikko Perttunen 2015-04-13 12:17 ` Tomeu Vizoso 2015-04-13 12:17 ` Tomeu Vizoso 2015-04-13 12:17 ` Tomeu Vizoso [not found] ` <CAAObsKCHUG7Auwu29My5xfynsQ1Jm6KB0bGxf1e3uUO6dvsBRA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2015-04-13 19:31 ` Michael Turquette 2015-04-13 19:31 ` Michael Turquette 2015-04-13 19:31 ` Michael Turquette 2015-04-13 19:35 ` Mikko Perttunen 2015-04-13 19:35 ` Mikko Perttunen 2015-04-13 19:35 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 12/18] ARM: tegra: Enable the DFLL on the Jetson TK1 Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen [this message] 2015-03-01 12:44 ` [PATCH v8 13/18] cpufreq: tegra124: Add device tree bindings Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 14/18] cpufreq: tegra: Rename tegra-cpufreq to tegra20-cpufreq Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 15/18] cpufreq: Add cpufreq driver for Tegra124 Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-02 8:49 ` Paul Bolle 2015-03-02 8:49 ` Paul Bolle 2015-03-03 11:33 ` Mikko Perttunen 2015-03-03 11:33 ` Mikko Perttunen 2015-03-04 7:11 ` Tuomas Tynkkynen 2015-03-04 7:11 ` Tuomas Tynkkynen 2015-03-05 10:15 ` Mikko Perttunen 2015-03-05 10:15 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 17/18] ARM: tegra: Add CPU regulator to the Jetson TK1 device tree Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-01 12:44 ` [PATCH v8 18/18] ARM: tegra: enable Tegra124 cpufreq driver by default Mikko Perttunen 2015-03-01 12:44 ` Mikko Perttunen 2015-03-11 10:07 ` [PATCH v8 00/18] Tegra124 CL-DVFS / DFLL clocksource + cpufreq Thierry Reding 2015-03-11 10:07 ` Thierry Reding 2015-04-10 21:11 ` Michael Turquette 2015-04-10 21:11 ` Michael Turquette 2015-04-14 11:25 ` Mikko Perttunen 2015-04-14 11:25 ` Mikko Perttunen 2015-04-14 17:21 ` Boris Brezillon 2015-04-14 17:21 ` Boris Brezillon 2015-04-14 19:40 ` Mikko Perttunen 2015-04-14 19:40 ` Mikko Perttunen 2015-04-14 21:06 ` Michael Turquette 2015-04-14 21:06 ` Michael Turquette 2015-04-14 21:10 ` Mikko Perttunen 2015-04-14 21:10 ` Mikko Perttunen 2015-04-14 14:43 ` Thierry Reding 2015-04-14 14:43 ` Thierry Reding 2015-04-14 21:09 ` Michael Turquette 2015-04-14 21:09 ` Michael Turquette
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1425213881-5262-14-git-send-email-mikko.perttunen@kapsi.fi \ --to=mikko.perttunen@kapsi.fi \ --cc=devicetree@vger.kernel.org \ --cc=gnurou@gmail.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pm@vger.kernel.org \ --cc=linux-tegra@vger.kernel.org \ --cc=mturquette@linaro.org \ --cc=pdeschrijver@nvidia.com \ --cc=pgaikwad@nvidia.com \ --cc=pwalmsley@nvidia.com \ --cc=rjw@rjwysocki.net \ --cc=swarren@wwwdotorg.org \ --cc=thierry.reding@gmail.com \ --cc=ttynkkynen@nvidia.com \ --cc=tuomas.tynkkynen@iki.fi \ --cc=vinceh@nvidia.com \ --cc=viresh.kumar@linaro.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.