All of lore.kernel.org
 help / color / mirror / Atom feed
From: Christopher Covington <cov@codeaurora.org>
To: drjones@redhat.com, qemu-devel@nongnu.org, kvm@vger.kernel.org,
	kvmarm@lists.cs.columbia.edu
Cc: shannon.zhao@linaro.org
Subject: [PATCH] arm: Add PMU test
Date: Thu,  1 Oct 2015 15:47:21 -0400	[thread overview]
Message-ID: <1443728841-10501-1-git-send-email-cov@codeaurora.org> (raw)

Beginning with just a read of the control register, add plumbing
for testing the ARM Performance Monitors Unit (PMU).

Signed-off-by: Christopher Covington <cov@codeaurora.org>
---
 arm/pmu.c                    | 31 +++++++++++++++++++++++++++++++
 arm/unittests.cfg            |  5 +++++
 config/config-arm-common.mak |  4 +++-
 3 files changed, 39 insertions(+), 1 deletion(-)
 create mode 100644 arm/pmu.c

diff --git a/arm/pmu.c b/arm/pmu.c
new file mode 100644
index 0000000..b1e3c7a
--- /dev/null
+++ b/arm/pmu.c
@@ -0,0 +1,31 @@
+#include "libcflat.h"
+
+union pmcr_el0 {
+	struct {
+		unsigned int implementor:8;
+		unsigned int identification_code:8;
+		unsigned int num_counters:5;
+		unsigned int zeros:4;
+		unsigned int cycle_counter_long:1;
+		unsigned int cycle_counter_disable_when_prohibited:1;
+		unsigned int event_counter_export:1;
+		unsigned int cycle_counter_clock_divider:1;
+		unsigned int cycle_counter_reset:1;
+		unsigned int event_counter_reset:1;
+		unsigned int enable:1;
+	} split;
+	uint32_t full;
+};
+
+int main()
+{
+	union pmcr_el0 pmcr;
+
+	asm volatile("mrs %0, pmcr_el0\n" : "=r" (pmcr));
+
+	printf("PMU implementor:     0x%x\n", pmcr.split.implementor);
+	printf("Identification code: 0x%x\n", pmcr.split.identification_code);
+	printf("Event counters:      %d\n", pmcr.split.num_counters);
+
+	return report_summary();
+}
diff --git a/arm/unittests.cfg b/arm/unittests.cfg
index e068a0c..d3deb6a 100644
--- a/arm/unittests.cfg
+++ b/arm/unittests.cfg
@@ -35,3 +35,8 @@ file = selftest.flat
 smp = `getconf _NPROCESSORS_CONF`
 extra_params = -append 'smp'
 groups = selftest
+
+# Test PMU support
+[pmu]
+file = pmu.flat
+groups = pmu
diff --git a/config/config-arm-common.mak b/config/config-arm-common.mak
index 698555d..b34d04c 100644
--- a/config/config-arm-common.mak
+++ b/config/config-arm-common.mak
@@ -11,7 +11,8 @@ endif
 
 tests-common = \
 	$(TEST_DIR)/selftest.flat \
-	$(TEST_DIR)/spinlock-test.flat
+	$(TEST_DIR)/spinlock-test.flat \
+	$(TEST_DIR)/pmu.flat
 
 all: test_cases
 
@@ -70,3 +71,4 @@ test_cases: $(generated_files) $(tests-common) $(tests)
 
 $(TEST_DIR)/selftest.elf: $(cstart.o) $(TEST_DIR)/selftest.o
 $(TEST_DIR)/spinlock-test.elf: $(cstart.o) $(TEST_DIR)/spinlock-test.o
+$(TEST_DIR)/pmu.elf: $(cstart.o) $(TEST_DIR)/pmu.o
-- 
Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project

WARNING: multiple messages have this Message-ID (diff)
From: Christopher Covington <cov@codeaurora.org>
To: drjones@redhat.com, qemu-devel@nongnu.org, kvm@vger.kernel.org,
	kvmarm@lists.cs.columbia.edu
Cc: shannon.zhao@linaro.org, Christopher Covington <cov@codeaurora.org>
Subject: [Qemu-devel] [PATCH] arm: Add PMU test
Date: Thu,  1 Oct 2015 15:47:21 -0400	[thread overview]
Message-ID: <1443728841-10501-1-git-send-email-cov@codeaurora.org> (raw)

Beginning with just a read of the control register, add plumbing
for testing the ARM Performance Monitors Unit (PMU).

Signed-off-by: Christopher Covington <cov@codeaurora.org>
---
 arm/pmu.c                    | 31 +++++++++++++++++++++++++++++++
 arm/unittests.cfg            |  5 +++++
 config/config-arm-common.mak |  4 +++-
 3 files changed, 39 insertions(+), 1 deletion(-)
 create mode 100644 arm/pmu.c

diff --git a/arm/pmu.c b/arm/pmu.c
new file mode 100644
index 0000000..b1e3c7a
--- /dev/null
+++ b/arm/pmu.c
@@ -0,0 +1,31 @@
+#include "libcflat.h"
+
+union pmcr_el0 {
+	struct {
+		unsigned int implementor:8;
+		unsigned int identification_code:8;
+		unsigned int num_counters:5;
+		unsigned int zeros:4;
+		unsigned int cycle_counter_long:1;
+		unsigned int cycle_counter_disable_when_prohibited:1;
+		unsigned int event_counter_export:1;
+		unsigned int cycle_counter_clock_divider:1;
+		unsigned int cycle_counter_reset:1;
+		unsigned int event_counter_reset:1;
+		unsigned int enable:1;
+	} split;
+	uint32_t full;
+};
+
+int main()
+{
+	union pmcr_el0 pmcr;
+
+	asm volatile("mrs %0, pmcr_el0\n" : "=r" (pmcr));
+
+	printf("PMU implementor:     0x%x\n", pmcr.split.implementor);
+	printf("Identification code: 0x%x\n", pmcr.split.identification_code);
+	printf("Event counters:      %d\n", pmcr.split.num_counters);
+
+	return report_summary();
+}
diff --git a/arm/unittests.cfg b/arm/unittests.cfg
index e068a0c..d3deb6a 100644
--- a/arm/unittests.cfg
+++ b/arm/unittests.cfg
@@ -35,3 +35,8 @@ file = selftest.flat
 smp = `getconf _NPROCESSORS_CONF`
 extra_params = -append 'smp'
 groups = selftest
+
+# Test PMU support
+[pmu]
+file = pmu.flat
+groups = pmu
diff --git a/config/config-arm-common.mak b/config/config-arm-common.mak
index 698555d..b34d04c 100644
--- a/config/config-arm-common.mak
+++ b/config/config-arm-common.mak
@@ -11,7 +11,8 @@ endif
 
 tests-common = \
 	$(TEST_DIR)/selftest.flat \
-	$(TEST_DIR)/spinlock-test.flat
+	$(TEST_DIR)/spinlock-test.flat \
+	$(TEST_DIR)/pmu.flat
 
 all: test_cases
 
@@ -70,3 +71,4 @@ test_cases: $(generated_files) $(tests-common) $(tests)
 
 $(TEST_DIR)/selftest.elf: $(cstart.o) $(TEST_DIR)/selftest.o
 $(TEST_DIR)/spinlock-test.elf: $(cstart.o) $(TEST_DIR)/spinlock-test.o
+$(TEST_DIR)/pmu.elf: $(cstart.o) $(TEST_DIR)/pmu.o
-- 
Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project

             reply	other threads:[~2015-10-01 19:47 UTC|newest]

Thread overview: 73+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-10-01 19:47 Christopher Covington [this message]
2015-10-01 19:47 ` [Qemu-devel] [PATCH] arm: Add PMU test Christopher Covington
2015-10-02  9:58 ` Andrew Jones
2015-10-02  9:58   ` Andrew Jones
2015-10-02 15:48 ` [kvm-unit-tests PATCHv2] " Christopher Covington
2015-10-02 15:48   ` [Qemu-devel] " Christopher Covington
2015-10-05 21:37   ` Wei Huang
2015-10-05 21:37     ` [Qemu-devel] " Wei Huang
2015-10-06 17:49     ` [kvm-unit-tests PATCHv3] ARM PMU tests Christopher Covington
2015-10-06 17:49       ` [Qemu-devel] " Christopher Covington
2015-10-06 17:49       ` [kvm-unit-tests PATCHv3 1/3] arm: Add PMU test Christopher Covington
2015-10-06 17:49         ` [Qemu-devel] " Christopher Covington
2015-10-06 19:38         ` Andrew Jones
2015-10-06 19:38           ` [Qemu-devel] " Andrew Jones
2015-10-06 17:49       ` [kvm-unit-tests PATCHv3 2/3] arm: pmu: Check cycle count increases Christopher Covington
2015-10-06 17:49         ` [Qemu-devel] " Christopher Covington
2015-10-06 19:49         ` Andrew Jones
2015-10-06 19:49           ` Andrew Jones
2015-10-06 17:49       ` [kvm-unit-tests PATCHv3 3/3] arm: pmu: Add CPI checking Christopher Covington
2015-10-06 17:49         ` [Qemu-devel] " Christopher Covington
2015-10-06 20:14         ` Andrew Jones
2015-10-06 20:14           ` [Qemu-devel] " Andrew Jones
2015-10-12 15:07     ` [kvm-unit-tests PATCHv4] ARM PMU tests Christopher Covington
2015-10-12 15:07       ` [Qemu-devel] " Christopher Covington
2015-10-12 15:07       ` [kvm-unit-tests PATCHv4 1/3] arm: Add PMU test Christopher Covington
2015-10-12 15:07         ` [Qemu-devel] " Christopher Covington
2015-10-18 17:54         ` Andrew Jones
2015-10-18 17:54           ` Andrew Jones
2015-10-12 15:07       ` [kvm-unit-tests PATCHv4 2/3] arm: pmu: Check cycle count increases Christopher Covington
2015-10-12 15:07         ` [Qemu-devel] " Christopher Covington
2015-10-18 18:10         ` Andrew Jones
2015-10-18 18:10           ` Andrew Jones
2015-10-12 15:07       ` [kvm-unit-tests PATCHv4 3/3] arm: pmu: Add CPI checking Christopher Covington
2015-10-12 15:07         ` [Qemu-devel] " Christopher Covington
2015-10-18 18:28         ` Andrew Jones
2015-10-18 18:28           ` Andrew Jones
2015-10-19 15:44           ` Christopher Covington
2015-10-19 15:44             ` Christopher Covington
2015-10-26 12:25             ` Andrew Jones
2015-10-26 12:25               ` Andrew Jones
2015-10-18 18:29       ` [Qemu-devel] [kvm-unit-tests PATCHv4] ARM PMU tests Andrew Jones
2015-10-18 18:29         ` Andrew Jones
2015-10-26 15:38       ` [kvm-unit-tests PATCHv5] " Christopher Covington
2015-10-26 15:38         ` [Qemu-devel] " Christopher Covington
2015-10-26 15:38         ` [kvm-unit-tests PATCHv5 1/3] arm: Add PMU test Christopher Covington
2015-10-26 15:38           ` [Qemu-devel] " Christopher Covington
2015-10-26 15:38         ` [kvm-unit-tests PATCHv5 2/3] arm: pmu: Check cycle count increases Christopher Covington
2015-10-26 15:38           ` [Qemu-devel] " Christopher Covington
2015-10-26 15:58           ` Andrew Jones
2015-10-26 15:58             ` Andrew Jones
2015-10-26 16:04             ` Christopher Covington
2015-10-26 16:04               ` Christopher Covington
2015-10-26 16:04             ` Andrew Jones
2015-10-26 16:04               ` Andrew Jones
2015-10-26 15:38         ` [kvm-unit-tests PATCHv5 3/3] arm: pmu: Add CPI checking Christopher Covington
2015-10-26 15:38           ` [Qemu-devel] " Christopher Covington
2015-10-26 16:28           ` Andrew Jones
2015-10-26 16:28             ` Andrew Jones
2015-10-28 19:12       ` [kvm-unit-tests PATCHv6] ARM PMU tests Christopher Covington
2015-10-28 19:12         ` [Qemu-devel] " Christopher Covington
2015-10-28 19:12         ` [kvm-unit-tests PATCHv5 1/3] arm: Add PMU test Christopher Covington
2015-10-28 19:12           ` [Qemu-devel] " Christopher Covington
2015-10-28 19:12         ` [kvm-unit-tests PATCHv5 2/3] arm: pmu: Check cycle count increases Christopher Covington
2015-10-28 19:12           ` [Qemu-devel] " Christopher Covington
2015-10-28 19:12         ` [kvm-unit-tests PATCHv5 3/3] arm: pmu: Add CPI checking Christopher Covington
2015-10-28 19:12           ` [Qemu-devel] " Christopher Covington
2015-10-30 13:00           ` Andrew Jones
2015-10-30 13:00             ` Andrew Jones
2015-10-30 19:32             ` Christopher Covington
2015-10-30 19:32               ` Christopher Covington
2015-11-02 15:58               ` Andrew Jones
2015-11-11  2:05                 ` Andrew Jones
2015-11-11 12:50                   ` Christopher Covington

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1443728841-10501-1-git-send-email-cov@codeaurora.org \
    --to=cov@codeaurora.org \
    --cc=drjones@redhat.com \
    --cc=kvm@vger.kernel.org \
    --cc=kvmarm@lists.cs.columbia.edu \
    --cc=qemu-devel@nongnu.org \
    --cc=shannon.zhao@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.