From: Chen-Yu Tsai <wens@csie.org>
To: Maxime Ripard <maxime.ripard@free-electrons.com>
Cc: Chen-Yu Tsai <wens@csie.org>,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com
Subject: [PATCH 2/3] ARM: dts: sun8i-h3: Add uart1 pinmux setting
Date: Thu, 2 Jun 2016 15:50:10 +0800 [thread overview]
Message-ID: <1464853811-15233-3-git-send-email-wens@csie.org> (raw)
In-Reply-To: <1464853811-15233-1-git-send-email-wens@csie.org>
Add uart1 pins for 4 pin (RX/TX/RTS/CTS) mode.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
---
arch/arm/boot/dts/sun8i-h3.dtsi | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-h3.dtsi b/arch/arm/boot/dts/sun8i-h3.dtsi
index 52558046dbaf..3c37f7e2b079 100644
--- a/arch/arm/boot/dts/sun8i-h3.dtsi
+++ b/arch/arm/boot/dts/sun8i-h3.dtsi
@@ -540,6 +540,13 @@
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
+
+ uart1_pins_a: uart1@0 {
+ allwinner,pins = "PG6", "PG7", "PG8", "PG9";
+ allwinner,function = "uart1";
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
+ };
};
ahb_rst: reset@01c202c0 {
--
2.8.1
WARNING: multiple messages have this Message-ID (diff)
From: wens@csie.org (Chen-Yu Tsai)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 2/3] ARM: dts: sun8i-h3: Add uart1 pinmux setting
Date: Thu, 2 Jun 2016 15:50:10 +0800 [thread overview]
Message-ID: <1464853811-15233-3-git-send-email-wens@csie.org> (raw)
In-Reply-To: <1464853811-15233-1-git-send-email-wens@csie.org>
Add uart1 pins for 4 pin (RX/TX/RTS/CTS) mode.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
---
arch/arm/boot/dts/sun8i-h3.dtsi | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-h3.dtsi b/arch/arm/boot/dts/sun8i-h3.dtsi
index 52558046dbaf..3c37f7e2b079 100644
--- a/arch/arm/boot/dts/sun8i-h3.dtsi
+++ b/arch/arm/boot/dts/sun8i-h3.dtsi
@@ -540,6 +540,13 @@
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
+
+ uart1_pins_a: uart1 at 0 {
+ allwinner,pins = "PG6", "PG7", "PG8", "PG9";
+ allwinner,function = "uart1";
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
+ };
};
ahb_rst: reset at 01c202c0 {
--
2.8.1
next prev parent reply other threads:[~2016-06-02 7:50 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-02 7:50 [PATCH 0/3] ARM: dts: sun8i-h3: Add dts file for Sinovoip BPI-M2+ Chen-Yu Tsai
2016-06-02 7:50 ` Chen-Yu Tsai
2016-06-02 7:50 ` [PATCH 1/3] ARM: dts: sun8i-h3: move uart0 pins to sort pinmux list in proper order Chen-Yu Tsai
2016-06-02 7:50 ` Chen-Yu Tsai
2016-06-02 7:50 ` Chen-Yu Tsai [this message]
2016-06-02 7:50 ` [PATCH 2/3] ARM: dts: sun8i-h3: Add uart1 pinmux setting Chen-Yu Tsai
2016-06-02 7:50 ` [PATCH 3/3] ARM: dts: sun8i-h3: Add dts file for Sinovoip BPI-M2+ Chen-Yu Tsai
2016-06-02 7:50 ` Chen-Yu Tsai
2016-06-07 20:44 ` Maxime Ripard
2016-06-07 20:44 ` Maxime Ripard
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1464853811-15233-3-git-send-email-wens@csie.org \
--to=wens@csie.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=maxime.ripard@free-electrons.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.