From: William Wu <wulf@rock-chips.com> To: kishon@ti.com, heiko@sntech.de Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, robh+dt@kernel.org, frank.wang@rock-chips.com, huangtao@rock-chips.com, dianders@google.com, briannorris@google.com, groeck@google.com, wulf@rock-chips.com Subject: [PATCH v2 2/2] arm64: dts: rockchip: add usb2-phy otg-port support for rk3399 Date: Thu, 3 Nov 2016 10:06:14 +0800 [thread overview] Message-ID: <1478138774-3254-3-git-send-email-wulf@rock-chips.com> (raw) In-Reply-To: <1478138774-3254-1-git-send-email-wulf@rock-chips.com> Add otg-port nodes for both u2phy0 and u2phy1. The otg-port can be used for USB2.0 part of USB3.0 OTG controller. Signed-off-by: William Wu <wulf@rock-chips.com> --- Changes in v2: - None arch/arm64/boot/dts/rockchip/rk3399.dtsi | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi index b65c193..ea2df51 100644 --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi @@ -1095,6 +1095,17 @@ clock-output-names = "clk_usbphy0_480m"; status = "disabled"; + u2phy0_otg: otg-port { + #phy-cells = <0>; + interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH 0>, + <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH 0>, + <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH 0>; + interrupt-names = "otg-bvalid", "otg-id", + "linestate"; + status = "disabled"; + }; + + u2phy0_host: host-port { #phy-cells = <0>; interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH 0>; @@ -1112,6 +1123,16 @@ clock-output-names = "clk_usbphy1_480m"; status = "disabled"; + u2phy1_otg: otg-port { + #phy-cells = <0>; + interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH 0>, + <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH 0>, + <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH 0>; + interrupt-names = "otg-bvalid", "otg-id", + "linestate"; + status = "disabled"; + }; + u2phy1_host: host-port { #phy-cells = <0>; interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH 0>; -- 2.0.0
WARNING: multiple messages have this Message-ID (diff)
From: wulf@rock-chips.com (William Wu) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 2/2] arm64: dts: rockchip: add usb2-phy otg-port support for rk3399 Date: Thu, 3 Nov 2016 10:06:14 +0800 [thread overview] Message-ID: <1478138774-3254-3-git-send-email-wulf@rock-chips.com> (raw) In-Reply-To: <1478138774-3254-1-git-send-email-wulf@rock-chips.com> Add otg-port nodes for both u2phy0 and u2phy1. The otg-port can be used for USB2.0 part of USB3.0 OTG controller. Signed-off-by: William Wu <wulf@rock-chips.com> --- Changes in v2: - None arch/arm64/boot/dts/rockchip/rk3399.dtsi | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi index b65c193..ea2df51 100644 --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi @@ -1095,6 +1095,17 @@ clock-output-names = "clk_usbphy0_480m"; status = "disabled"; + u2phy0_otg: otg-port { + #phy-cells = <0>; + interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH 0>, + <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH 0>, + <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH 0>; + interrupt-names = "otg-bvalid", "otg-id", + "linestate"; + status = "disabled"; + }; + + u2phy0_host: host-port { #phy-cells = <0>; interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH 0>; @@ -1112,6 +1123,16 @@ clock-output-names = "clk_usbphy1_480m"; status = "disabled"; + u2phy1_otg: otg-port { + #phy-cells = <0>; + interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH 0>, + <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH 0>, + <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH 0>; + interrupt-names = "otg-bvalid", "otg-id", + "linestate"; + status = "disabled"; + }; + u2phy1_host: host-port { #phy-cells = <0>; interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH 0>; -- 2.0.0
next prev parent reply other threads:[~2016-11-03 2:07 UTC|newest] Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-11-03 2:06 [PATCH v2 0/2] support USB2 PHY OTG port for rk3399 William Wu 2016-11-03 2:06 ` William Wu 2016-11-03 2:06 ` William Wu 2016-11-03 2:06 ` [PATCH v2 1/2] phy: rockchip-inno-usb2: support otg-port " William Wu 2016-11-03 2:06 ` William Wu 2016-11-03 2:06 ` William Wu 2016-11-03 17:17 ` Kishon Vijay Abraham I 2016-11-03 17:17 ` Kishon Vijay Abraham I 2016-11-03 17:17 ` Kishon Vijay Abraham I 2016-11-05 2:58 ` wlf 2016-11-05 2:58 ` wlf 2016-11-05 2:58 ` wlf 2016-11-03 2:06 ` William Wu [this message] 2016-11-03 2:06 ` [PATCH v2 2/2] arm64: dts: rockchip: add usb2-phy otg-port support " William Wu
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1478138774-3254-3-git-send-email-wulf@rock-chips.com \ --to=wulf@rock-chips.com \ --cc=briannorris@google.com \ --cc=devicetree@vger.kernel.org \ --cc=dianders@google.com \ --cc=frank.wang@rock-chips.com \ --cc=groeck@google.com \ --cc=heiko@sntech.de \ --cc=huangtao@rock-chips.com \ --cc=kishon@ti.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-rockchip@lists.infradead.org \ --cc=robh+dt@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.