From: Leo Yan <leo.yan@linaro.org> To: Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, Wei Xu <xuwei5@hisilicon.com>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will.deacon@arm.com>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@codeaurora.org>, Mathieu Poirier <mathieu.poirier@linaro.org>, John Stultz <john.stultz@linaro.org>, Guodong Xu <guodong.xu@linaro.org>, Haojian Zhuang <haojian.zhuang@linaro.org>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, mike.leach@linaro.org Cc: Leo Yan <leo.yan@linaro.org> Subject: [PATCH v3 1/5] coresight: bindings for debug module Date: Fri, 3 Mar 2017 14:00:05 +0800 [thread overview] Message-ID: <1488520809-31670-2-git-send-email-leo.yan@linaro.org> (raw) In-Reply-To: <1488520809-31670-1-git-send-email-leo.yan@linaro.org> According to ARMv8 architecture reference manual (ARM DDI 0487A.k) Chapter 'Part H: External debug', the CPU can integrate debug module and it can support self-hosted debug and external debug. Especially for supporting self-hosted debug, this means the program can access the debug module from mmio region; and usually the mmio region is integrated with coresight. So add document for binding debug component, includes binding to APB clock; and also need specify the CPU node which the debug module is dedicated to specific CPU. Suggested-by: Mike Leach <mike.leach@linaro.org> Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org> Signed-off-by: Leo Yan <leo.yan@linaro.org> --- .../devicetree/bindings/arm/coresight-debug.txt | 40 ++++++++++++++++++++++ 1 file changed, 40 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/coresight-debug.txt diff --git a/Documentation/devicetree/bindings/arm/coresight-debug.txt b/Documentation/devicetree/bindings/arm/coresight-debug.txt new file mode 100644 index 0000000..92e5003 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/coresight-debug.txt @@ -0,0 +1,40 @@ +* CoreSight Debug Component: + +CoreSight debug component are compliant with the ARMv8 architecture reference +manual (ARM DDI 0487A.k) Chapter 'Part H: External debug'. The external debug +module is mainly used for two modes: self-hosted debug and external debug, and +it can be accessed from mmio region from Coresight and eventually the debug +module connects with CPU for debugging. And the debug module provides +sample-based profiling extension, which can be used to sample CPU program +counter, secure state and exception level, etc; usually every CPU has one +dedicated debug module to be connected. + +Required properties: + +- compatible : should be + * "arm,coresight-debug"; supplemented with "arm,primecell" since + this driver is using the AMBA bus interface. + +- reg : physical base address and length of the register set. + +- clocks : the clock associated to this component. + +- clock-names : the name of the clock referenced by the code. Since we are + using the AMBA framework, the name of the clock providing + the interconnect should be "apb_pclk" and the clock is + mandatory. The interface between the debug logic and the + processor core is clocked by the internal CPU clock, so it + is enabled with CPU clock by default. + +- cpu : the cpu phandle the debug module is affined to. When omitted + the module is considered to belong to CPU0. + +Example: + + debug@f6590000 { + compatible = "arm,coresight-debug","arm,primecell"; + reg = <0 0xf6590000 0 0x1000>; + clocks = <&sys_ctrl HI6220_DAPB_CLK>; + clock-names = "apb_pclk"; + cpu = <&cpu0>; + }; -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: leo.yan@linaro.org (Leo Yan) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 1/5] coresight: bindings for debug module Date: Fri, 3 Mar 2017 14:00:05 +0800 [thread overview] Message-ID: <1488520809-31670-2-git-send-email-leo.yan@linaro.org> (raw) In-Reply-To: <1488520809-31670-1-git-send-email-leo.yan@linaro.org> According to ARMv8 architecture reference manual (ARM DDI 0487A.k) Chapter 'Part H: External debug', the CPU can integrate debug module and it can support self-hosted debug and external debug. Especially for supporting self-hosted debug, this means the program can access the debug module from mmio region; and usually the mmio region is integrated with coresight. So add document for binding debug component, includes binding to APB clock; and also need specify the CPU node which the debug module is dedicated to specific CPU. Suggested-by: Mike Leach <mike.leach@linaro.org> Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org> Signed-off-by: Leo Yan <leo.yan@linaro.org> --- .../devicetree/bindings/arm/coresight-debug.txt | 40 ++++++++++++++++++++++ 1 file changed, 40 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/coresight-debug.txt diff --git a/Documentation/devicetree/bindings/arm/coresight-debug.txt b/Documentation/devicetree/bindings/arm/coresight-debug.txt new file mode 100644 index 0000000..92e5003 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/coresight-debug.txt @@ -0,0 +1,40 @@ +* CoreSight Debug Component: + +CoreSight debug component are compliant with the ARMv8 architecture reference +manual (ARM DDI 0487A.k) Chapter 'Part H: External debug'. The external debug +module is mainly used for two modes: self-hosted debug and external debug, and +it can be accessed from mmio region from Coresight and eventually the debug +module connects with CPU for debugging. And the debug module provides +sample-based profiling extension, which can be used to sample CPU program +counter, secure state and exception level, etc; usually every CPU has one +dedicated debug module to be connected. + +Required properties: + +- compatible : should be + * "arm,coresight-debug"; supplemented with "arm,primecell" since + this driver is using the AMBA bus interface. + +- reg : physical base address and length of the register set. + +- clocks : the clock associated to this component. + +- clock-names : the name of the clock referenced by the code. Since we are + using the AMBA framework, the name of the clock providing + the interconnect should be "apb_pclk" and the clock is + mandatory. The interface between the debug logic and the + processor core is clocked by the internal CPU clock, so it + is enabled with CPU clock by default. + +- cpu : the cpu phandle the debug module is affined to. When omitted + the module is considered to belong to CPU0. + +Example: + + debug at f6590000 { + compatible = "arm,coresight-debug","arm,primecell"; + reg = <0 0xf6590000 0 0x1000>; + clocks = <&sys_ctrl HI6220_DAPB_CLK>; + clock-names = "apb_pclk"; + cpu = <&cpu0>; + }; -- 2.7.4
next prev parent reply other threads:[~2017-03-03 18:40 UTC|newest] Thread overview: 111+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-03-03 6:00 [PATCH v3 0/5] coresight: enable debug module Leo Yan 2017-03-03 6:00 ` Leo Yan 2017-03-03 6:00 ` Leo Yan [this message] 2017-03-03 6:00 ` [PATCH v3 1/5] coresight: bindings for " Leo Yan 2017-03-09 13:27 ` [v3 " Suzuki K Poulose 2017-03-09 13:27 ` Suzuki K Poulose 2017-03-09 13:27 ` Suzuki K Poulose 2017-03-03 6:00 ` [PATCH v3 2/5] coresight: refactor with function of_coresight_get_cpu Leo Yan 2017-03-03 6:00 ` Leo Yan 2017-03-03 6:00 ` [PATCH v3 3/5] coresight: add support for debug module Leo Yan 2017-03-03 6:00 ` Leo Yan 2017-03-09 16:53 ` [v3 " Suzuki K Poulose 2017-03-09 16:53 ` Suzuki K Poulose 2017-03-09 16:53 ` Suzuki K Poulose 2017-03-09 17:59 ` Leo Yan 2017-03-09 17:59 ` Leo Yan 2017-03-09 17:59 ` Leo Yan 2017-03-10 14:29 ` Suzuki K Poulose 2017-03-10 14:29 ` Suzuki K Poulose 2017-03-13 8:12 ` Leo Yan 2017-03-13 8:12 ` Leo Yan 2017-03-13 8:12 ` Leo Yan 2017-03-13 16:56 ` Mathieu Poirier 2017-03-13 16:56 ` Mathieu Poirier 2017-03-13 16:56 ` Mathieu Poirier 2017-03-15 16:44 ` Suzuki K Poulose 2017-03-15 16:44 ` Suzuki K Poulose 2017-03-15 16:44 ` Suzuki K Poulose 2017-03-15 20:41 ` Mathieu Poirier 2017-03-15 20:41 ` Mathieu Poirier 2017-03-15 20:41 ` Mathieu Poirier 2017-03-15 20:41 ` Mathieu Poirier 2017-03-17 10:13 ` Leo Yan 2017-03-17 10:13 ` Leo Yan 2017-03-17 10:13 ` Leo Yan 2017-03-17 10:13 ` Leo Yan 2017-03-17 15:50 ` Mathieu Poirier 2017-03-17 15:50 ` Mathieu Poirier 2017-03-17 15:50 ` Mathieu Poirier 2017-03-17 15:50 ` Mathieu Poirier 2017-03-17 16:28 ` Leo Yan 2017-03-17 16:28 ` Leo Yan 2017-03-17 16:28 ` Leo Yan 2017-03-17 16:28 ` Leo Yan 2017-03-17 16:47 ` Suzuki K Poulose 2017-03-17 16:47 ` Suzuki K Poulose 2017-03-17 16:47 ` Suzuki K Poulose 2017-03-17 16:47 ` Suzuki K Poulose 2017-03-20 12:30 ` Leo Yan 2017-03-20 12:30 ` Leo Yan 2017-03-20 12:30 ` Leo Yan 2017-03-20 12:30 ` Leo Yan 2017-03-20 16:40 ` Mathieu Poirier 2017-03-20 16:40 ` Mathieu Poirier 2017-03-20 16:40 ` Mathieu Poirier 2017-03-20 16:40 ` Mathieu Poirier 2017-03-21 2:59 ` Leo Yan 2017-03-21 2:59 ` Leo Yan 2017-03-21 2:59 ` Leo Yan 2017-03-21 2:59 ` Leo Yan 2017-03-21 10:16 ` Suzuki K Poulose 2017-03-21 10:16 ` Suzuki K Poulose 2017-03-21 10:16 ` Suzuki K Poulose 2017-03-21 11:47 ` Leo Yan 2017-03-21 11:47 ` Leo Yan 2017-03-21 11:47 ` Leo Yan 2017-03-21 11:47 ` Leo Yan 2017-03-21 15:15 ` Mathieu Poirier 2017-03-21 15:15 ` Mathieu Poirier 2017-03-21 15:15 ` Mathieu Poirier 2017-03-21 15:15 ` Mathieu Poirier 2017-03-13 16:29 ` Mathieu Poirier 2017-03-13 16:29 ` Mathieu Poirier 2017-03-13 16:29 ` Mathieu Poirier 2017-03-21 15:39 ` [PATCH v3 " Sudeep Holla 2017-03-21 15:39 ` Sudeep Holla 2017-03-22 12:54 ` Mike Leach 2017-03-22 14:07 ` Sudeep Holla 2017-03-22 14:07 ` Sudeep Holla 2017-03-22 14:07 ` Sudeep Holla 2017-03-22 15:45 ` Mike Leach 2017-03-22 15:45 ` Mike Leach 2017-03-22 15:45 ` Mike Leach 2017-03-22 16:17 ` Sudeep Holla 2017-03-22 16:17 ` Sudeep Holla 2017-03-22 17:09 ` Suzuki K Poulose 2017-03-22 17:09 ` Suzuki K Poulose 2017-03-22 17:09 ` Suzuki K Poulose 2017-03-22 17:25 ` Sudeep Holla 2017-03-22 17:25 ` Sudeep Holla 2017-03-22 17:25 ` Sudeep Holla 2017-03-23 5:43 ` Leo Yan 2017-03-23 5:43 ` Leo Yan 2017-03-23 5:43 ` Leo Yan 2017-03-23 12:27 ` Mike Leach 2017-03-23 12:27 ` Mike Leach 2017-03-22 16:01 ` Leo Yan 2017-03-22 16:01 ` Leo Yan 2017-03-22 16:53 ` Sudeep Holla 2017-03-22 16:53 ` Sudeep Holla 2017-03-22 16:53 ` Sudeep Holla 2017-03-03 6:00 ` [PATCH v3 4/5] clk: hi6220: add debug APB clock Leo Yan 2017-03-03 6:00 ` Leo Yan 2017-03-03 23:58 ` Stephen Boyd 2017-03-03 23:58 ` Stephen Boyd 2017-03-03 23:58 ` Stephen Boyd 2017-03-17 15:22 ` Leo Yan 2017-03-17 15:22 ` Leo Yan 2017-03-17 15:22 ` Leo Yan 2017-03-03 6:00 ` [PATCH v3 5/5] arm64: dts: hi6220: register debug module Leo Yan 2017-03-03 6:00 ` Leo Yan
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1488520809-31670-2-git-send-email-leo.yan@linaro.org \ --to=leo.yan@linaro.org \ --cc=catalin.marinas@arm.com \ --cc=devicetree@vger.kernel.org \ --cc=gregkh@linuxfoundation.org \ --cc=guodong.xu@linaro.org \ --cc=haojian.zhuang@linaro.org \ --cc=john.stultz@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=mark.rutland@arm.com \ --cc=mathieu.poirier@linaro.org \ --cc=mike.leach@linaro.org \ --cc=mturquette@baylibre.com \ --cc=robh+dt@kernel.org \ --cc=sboyd@codeaurora.org \ --cc=will.deacon@arm.com \ --cc=xuwei5@hisilicon.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.