From: Thomas Huth <thuth@redhat.com> To: kvm@vger.kernel.org, Laurent Vivier <lvivier@redhat.com> Cc: kvm-ppc@vger.kernel.org, "Radim Krčmář" <rkrcmar@redhat.com> Subject: [kvm-unit-tests PATCH v2] powerpc/sprs: Test POWER9 specific registers Date: Mon, 24 Jul 2017 13:26:21 +0200 [thread overview] Message-ID: <1500895581-16713-1-git-send-email-thuth@redhat.com> (raw) Most of the SPRS are the same as on POWER8, so we can re-use the PowerISA 2.07 functions and simply amend the additional registers afterwards. Signed-off-by: Thomas Huth <thuth@redhat.com> --- v2: - Removed GSR (SPR 158) since it is a write-only register - Removed LMRR (813) and LMSER (814) since they have been removed in PowerISA 3.0 B - Added TIDR (144) which is a new register in PowerISA 3.0 B BTW: In case somebody got some spare time and wants to increase their patch count: Seems like TIDR (144) and PSSCR (823) are currently not migrated right. powerpc/sprs.c | 23 +++++++++++++++++++++++ 1 file changed, 23 insertions(+) diff --git a/powerpc/sprs.c b/powerpc/sprs.c index 39644fa..c02bcc9 100644 --- a/powerpc/sprs.c +++ b/powerpc/sprs.c @@ -126,6 +126,15 @@ static void set_sprs_book3s_207(uint64_t val) mtspr(815, val); /* TAR */ } +/* SPRs from PowerISA 3.00 Book III */ +static void set_sprs_book3s_300(uint64_t val) +{ + set_sprs_book3s_207(val); + mtspr(48, val); /* PIDR */ + mtspr(144, val); /* TIDR */ + mtspr(823, val); /* PSSCR */ +} + static void set_sprs(uint64_t val) { uint32_t pvr = mfspr(287); /* Processor Version Register */ @@ -143,6 +152,9 @@ static void set_sprs(uint64_t val) case 0x4d: /* POWER8 */ set_sprs_book3s_207(val); break; + case 0x4e: /* POWER9 */ + set_sprs_book3s_300(val); + break; default: puts("Warning: Unknown processor version!\n"); } @@ -218,6 +230,14 @@ static void get_sprs_book3s_207(uint64_t *v) v[815] = mfspr(815); /* TAR */ } +static void get_sprs_book3s_300(uint64_t *v) +{ + get_sprs_book3s_207(v); + v[48] = mfspr(48); /* PIDR */ + v[144] = mfspr(144); /* TIDR */ + v[823] = mfspr(823); /* PSSCR */ +} + static void get_sprs(uint64_t *v) { uint32_t pvr = mfspr(287); /* Processor Version Register */ @@ -235,6 +255,9 @@ static void get_sprs(uint64_t *v) case 0x4d: /* POWER8 */ get_sprs_book3s_207(v); break; + case 0x4e: /* POWER9 */ + get_sprs_book3s_300(v); + break; } } -- 1.8.3.1
WARNING: multiple messages have this Message-ID (diff)
From: Thomas Huth <thuth@redhat.com> To: kvm@vger.kernel.org, Laurent Vivier <lvivier@redhat.com> Cc: kvm-ppc@vger.kernel.org, "Radim Krčmář" <rkrcmar@redhat.com> Subject: [kvm-unit-tests PATCH v2] powerpc/sprs: Test POWER9 specific registers Date: Mon, 24 Jul 2017 11:26:21 +0000 [thread overview] Message-ID: <1500895581-16713-1-git-send-email-thuth@redhat.com> (raw) Most of the SPRS are the same as on POWER8, so we can re-use the PowerISA 2.07 functions and simply amend the additional registers afterwards. Signed-off-by: Thomas Huth <thuth@redhat.com> --- v2: - Removed GSR (SPR 158) since it is a write-only register - Removed LMRR (813) and LMSER (814) since they have been removed in PowerISA 3.0 B - Added TIDR (144) which is a new register in PowerISA 3.0 B BTW: In case somebody got some spare time and wants to increase their patch count: Seems like TIDR (144) and PSSCR (823) are currently not migrated right. powerpc/sprs.c | 23 +++++++++++++++++++++++ 1 file changed, 23 insertions(+) diff --git a/powerpc/sprs.c b/powerpc/sprs.c index 39644fa..c02bcc9 100644 --- a/powerpc/sprs.c +++ b/powerpc/sprs.c @@ -126,6 +126,15 @@ static void set_sprs_book3s_207(uint64_t val) mtspr(815, val); /* TAR */ } +/* SPRs from PowerISA 3.00 Book III */ +static void set_sprs_book3s_300(uint64_t val) +{ + set_sprs_book3s_207(val); + mtspr(48, val); /* PIDR */ + mtspr(144, val); /* TIDR */ + mtspr(823, val); /* PSSCR */ +} + static void set_sprs(uint64_t val) { uint32_t pvr = mfspr(287); /* Processor Version Register */ @@ -143,6 +152,9 @@ static void set_sprs(uint64_t val) case 0x4d: /* POWER8 */ set_sprs_book3s_207(val); break; + case 0x4e: /* POWER9 */ + set_sprs_book3s_300(val); + break; default: puts("Warning: Unknown processor version!\n"); } @@ -218,6 +230,14 @@ static void get_sprs_book3s_207(uint64_t *v) v[815] = mfspr(815); /* TAR */ } +static void get_sprs_book3s_300(uint64_t *v) +{ + get_sprs_book3s_207(v); + v[48] = mfspr(48); /* PIDR */ + v[144] = mfspr(144); /* TIDR */ + v[823] = mfspr(823); /* PSSCR */ +} + static void get_sprs(uint64_t *v) { uint32_t pvr = mfspr(287); /* Processor Version Register */ @@ -235,6 +255,9 @@ static void get_sprs(uint64_t *v) case 0x4d: /* POWER8 */ get_sprs_book3s_207(v); break; + case 0x4e: /* POWER9 */ + get_sprs_book3s_300(v); + break; } } -- 1.8.3.1
next reply other threads:[~2017-07-24 11:26 UTC|newest] Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-07-24 11:26 Thomas Huth [this message] 2017-07-24 11:26 ` [kvm-unit-tests PATCH v2] powerpc/sprs: Test POWER9 specific registers Thomas Huth 2017-07-27 6:36 ` Laurent Vivier 2017-07-27 6:36 ` Laurent Vivier 2017-08-02 20:39 ` Radim Krčmář 2017-08-02 20:39 ` Radim Krčmář
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1500895581-16713-1-git-send-email-thuth@redhat.com \ --to=thuth@redhat.com \ --cc=kvm-ppc@vger.kernel.org \ --cc=kvm@vger.kernel.org \ --cc=lvivier@redhat.com \ --cc=rkrcmar@redhat.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.