From: Ilia Lin <ilialin@codeaurora.org> To: mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, mark.rutland@arm.com, andy.gross@linaro.org, david.brown@linaro.org, will.deacon@arm.com Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, vireshk@kernel.org, ilialin@codeaurora.org Subject: [PATCH v12 5/8] dt-bindings: clk: qcom: Add bindings for CPU clock for msm8996 Date: Thu, 24 May 2018 10:50:15 +0300 [thread overview] Message-ID: <1527148218-16540-6-git-send-email-ilialin@codeaurora.org> (raw) In-Reply-To: <1527148218-16540-1-git-send-email-ilialin@codeaurora.org> Each of the CPU clusters (Power and Perf) on msm8996 are clocked via 2 PLLs, a primary and alternate. There are also 2 Mux'es, a primary and secondary all connected together as shown below +-------+ XO | | +------------------>0 | | | PLL/2 | SMUX +----+ +------->1 | | | | | | | +-------+ | +-------+ | +---->0 | | | | +---------------+ | +----------->1 | CPU clk |Primary PLL +----+ PLL_EARLY | | +------> | +------+-----------+ +------>2 PMUX | +---------------+ | | | | | +------+ | +-->3 | +--^+ ACD +-----+ | +-------+ +---------------+ +------+ | |Alt PLL | | | +---------------------------+ +---------------+ PLL_EARLY The primary PLL is what drives the CPU clk, except for times when we are reprogramming the PLL itself (for rate changes) when we temporarily switch to an alternate PLL. A subsequent patch adds support to switch between primary and alternate PLL during rate changes. The primary PLL operates on a single VCO range, between 600MHz and 3GHz. However the CPUs do support OPPs with frequencies between 300MHz and 600MHz. In order to support running the CPUs at those frequencies we end up having to lock the PLL at twice the rate and drive the CPU clk via the PLL/2 output and SMUX. Signed-off-by: Ilia Lin <ilialin@codeaurora.org> Reviewed-by: Rob Herring <robh@kernel.org> --- Documentation/devicetree/bindings/clock/qcom,kryocc.txt | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,kryocc.txt diff --git a/Documentation/devicetree/bindings/clock/qcom,kryocc.txt b/Documentation/devicetree/bindings/clock/qcom,kryocc.txt new file mode 100644 index 0000000..8458783 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,kryocc.txt @@ -0,0 +1,17 @@ +Qualcomm CPUSS clock controller for Kryo CPUs +---------------------------------------------------- + +Required properties : +- compatible : shall contain only one of the following: + + "qcom,msm8996-apcc" + +- reg : shall contain base register location and length +- #clock-cells : shall contain 1 + +Example: + kryocc: clock-controller@6400000 { + compatible = "qcom,msm8996-apcc"; + reg = <0x6400000 0x90000>; + #clock-cells = <1>; + }; -- 1.9.1
WARNING: multiple messages have this Message-ID (diff)
From: ilialin@codeaurora.org (Ilia Lin) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v12 5/8] dt-bindings: clk: qcom: Add bindings for CPU clock for msm8996 Date: Thu, 24 May 2018 10:50:15 +0300 [thread overview] Message-ID: <1527148218-16540-6-git-send-email-ilialin@codeaurora.org> (raw) In-Reply-To: <1527148218-16540-1-git-send-email-ilialin@codeaurora.org> Each of the CPU clusters (Power and Perf) on msm8996 are clocked via 2 PLLs, a primary and alternate. There are also 2 Mux'es, a primary and secondary all connected together as shown below +-------+ XO | | +------------------>0 | | | PLL/2 | SMUX +----+ +------->1 | | | | | | | +-------+ | +-------+ | +---->0 | | | | +---------------+ | +----------->1 | CPU clk |Primary PLL +----+ PLL_EARLY | | +------> | +------+-----------+ +------>2 PMUX | +---------------+ | | | | | +------+ | +-->3 | +--^+ ACD +-----+ | +-------+ +---------------+ +------+ | |Alt PLL | | | +---------------------------+ +---------------+ PLL_EARLY The primary PLL is what drives the CPU clk, except for times when we are reprogramming the PLL itself (for rate changes) when we temporarily switch to an alternate PLL. A subsequent patch adds support to switch between primary and alternate PLL during rate changes. The primary PLL operates on a single VCO range, between 600MHz and 3GHz. However the CPUs do support OPPs with frequencies between 300MHz and 600MHz. In order to support running the CPUs at those frequencies we end up having to lock the PLL at twice the rate and drive the CPU clk via the PLL/2 output and SMUX. Signed-off-by: Ilia Lin <ilialin@codeaurora.org> Reviewed-by: Rob Herring <robh@kernel.org> --- Documentation/devicetree/bindings/clock/qcom,kryocc.txt | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,kryocc.txt diff --git a/Documentation/devicetree/bindings/clock/qcom,kryocc.txt b/Documentation/devicetree/bindings/clock/qcom,kryocc.txt new file mode 100644 index 0000000..8458783 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,kryocc.txt @@ -0,0 +1,17 @@ +Qualcomm CPUSS clock controller for Kryo CPUs +---------------------------------------------------- + +Required properties : +- compatible : shall contain only one of the following: + + "qcom,msm8996-apcc" + +- reg : shall contain base register location and length +- #clock-cells : shall contain 1 + +Example: + kryocc: clock-controller at 6400000 { + compatible = "qcom,msm8996-apcc"; + reg = <0x6400000 0x90000>; + #clock-cells = <1>; + }; -- 1.9.1
next prev parent reply other threads:[~2018-05-24 7:50 UTC|newest] Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-05-24 7:50 [PATCH v12 0/8] Clock for CPU scaling support for msm8996 Ilia Lin 2018-05-24 7:50 ` Ilia Lin 2018-05-24 7:50 ` [PATCH v12 1/8] soc: qcom: Separate kryo l2 accessors from PMU driver Ilia Lin 2018-05-24 7:50 ` Ilia Lin 2018-05-24 7:50 ` [PATCH v12 2/8] clk: qcom: Make clk_alpha_pll_configure available to modules Ilia Lin 2018-05-24 7:50 ` Ilia Lin 2018-05-24 7:50 ` [PATCH v12 3/8] clk: Use devm_ in the register fixed factor clock Ilia Lin 2018-05-24 7:50 ` Ilia Lin 2018-05-24 7:50 ` [PATCH v12 4/8] clk: qcom: Add CPU clock driver for msm8996 Ilia Lin 2018-05-24 7:50 ` Ilia Lin 2018-05-24 7:50 ` Ilia Lin [this message] 2018-05-24 7:50 ` [PATCH v12 5/8] dt-bindings: clk: qcom: Add bindings for CPU clock " Ilia Lin 2018-05-24 7:50 ` [PATCH v12 6/8] clk: qcom: cpu-8996: Add support to switch to alternate PLL Ilia Lin 2018-05-24 7:50 ` Ilia Lin 2018-05-24 7:50 ` [PATCH v12 7/8] clk: qcom: cpu-8996: Add support to switch below 600Mhz Ilia Lin 2018-05-24 7:50 ` Ilia Lin 2018-05-24 7:50 ` [PATCH v12 8/8] clk: qcom: Add ACD path to CPU clock driver for msm8996 Ilia Lin 2018-05-24 7:50 ` Ilia Lin 2018-05-24 11:25 ` [PATCH v12 0/8] Clock for CPU scaling support " Amit Kucheria 2018-05-24 11:25 ` Amit Kucheria
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1527148218-16540-6-git-send-email-ilialin@codeaurora.org \ --to=ilialin@codeaurora.org \ --cc=andy.gross@linaro.org \ --cc=david.brown@linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-soc@vger.kernel.org \ --cc=mark.rutland@arm.com \ --cc=mturquette@baylibre.com \ --cc=robh@kernel.org \ --cc=sboyd@kernel.org \ --cc=vireshk@kernel.org \ --cc=will.deacon@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.