All of lore.kernel.org
 help / color / mirror / Atom feed
From: Aleksandar Markovic <aleksandar.markovic@rt-rk.com>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, amarkovic@wavecomp.com
Subject: [Qemu-devel] [PULL 23/27] linux-user: Extend image_info struct with MIPS fp_abi and interp_fp_abi fields
Date: Mon, 29 Oct 2018 16:20:14 +0100	[thread overview]
Message-ID: <1540826418-5501-24-git-send-email-aleksandar.markovic@rt-rk.com> (raw)
In-Reply-To: <1540826418-5501-1-git-send-email-aleksandar.markovic@rt-rk.com>

From: Stefan Markovic <smarkovic@wavecomp.com>

Add MIPS specific image_info struct fields fp_abi and interp_fp_abi
to store executable and interpreter fp_abi values (based on kernel
struct arch_elf_state in mips/include/asm/elf.h).

Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com>
Signed-off-by: Stefan Markovic <smarkovic@wavecomp.com>
---
 linux-user/qemu.h | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/linux-user/qemu.h b/linux-user/qemu.h
index 1beb6a2..a752c1c 100644
--- a/linux-user/qemu.h
+++ b/linux-user/qemu.h
@@ -61,6 +61,10 @@ struct image_info {
         abi_ulong       interpreter_loadmap_addr;
         abi_ulong       interpreter_pt_dynamic_addr;
         struct image_info *other_info;
+#ifdef TARGET_MIPS
+        int             fp_abi;
+        int             interp_fp_abi;
+#endif
 };
 
 #ifdef TARGET_I386
-- 
2.7.4

  parent reply	other threads:[~2018-10-29 15:21 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-10-29 15:19 [Qemu-devel] [PULL 00/27] MIPS queue for October 2018, part 4 Aleksandar Markovic
2018-10-29 15:19 ` [Qemu-devel] [PULL 01/27] target/mips: Add two missing breaks for NM_LLWPE and NM_SCWPE decoder cases Aleksandar Markovic
2018-10-29 15:19 ` [Qemu-devel] [PULL 02/27] target/mips: Introduce MXU registers Aleksandar Markovic
2018-10-29 15:19 ` [Qemu-devel] [PULL 03/27] target/mips: Define a bit for MXU in insn_flags Aleksandar Markovic
2018-10-29 15:19 ` [Qemu-devel] [PULL 04/27] target/mips: Amend MXU instruction opcodes Aleksandar Markovic
2018-10-29 15:19 ` [Qemu-devel] [PULL 05/27] target/mips: Add and integrate MXU decoding engine placeholder Aleksandar Markovic
2018-10-29 15:19 ` [Qemu-devel] [PULL 06/27] target/mips: Add MXU decoding engine Aleksandar Markovic
2018-10-29 15:19 ` [Qemu-devel] [PULL 07/27] target/mips: Add bit encoding for MXU accumulate add/sub 1-bit pattern 'aptn1' Aleksandar Markovic
2018-10-29 15:19 ` [Qemu-devel] [PULL 08/27] target/mips: Add bit encoding for MXU accumulate add/sub 2-bit pattern 'aptn2' Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 09/27] target/mips: Add bit encoding for MXU execute add/sub pattern 'eptn2' Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 10/27] target/mips: Add bit encoding for MXU operand getting pattern 'optn2' Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 11/27] target/mips: Add bit encoding for MXU operand getting pattern 'optn3' Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 12/27] target/mips: Add emulation of non-MXU MULL within MXU decoding engine Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 13/27] target/mips: Add emulation of MXU instructions S32I2M and S32M2I Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 14/27] target/mips: Move MUL, S32M2I, S32I2M handling out of main MXU switch Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 15/27] target/mips: Add emulation of MXU instruction S8LDD Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 16/27] target/mips: Add emulation of MXU instruction D16MUL Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 17/27] target/mips: Add emulation of MXU instruction D16MAC Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 18/27] target/mips: Add emulation of MXU instructions Q8MUL and Q8MULSU Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 19/27] target/mips: Add emulation of MXU instructions S32LDD and S32LDDR Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 20/27] target/mips: Move MXU_EN check one level higher Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 21/27] target/mips: Amend MXU ASE overview note Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 22/27] elf: Define MIPS_ABI_FP_UNKNOWN macro Aleksandar Markovic
2018-10-29 15:20 ` Aleksandar Markovic [this message]
2018-10-29 15:20 ` [Qemu-devel] [PULL 24/27] linux-user: Extract MIPS abiflags from ELF file Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 25/27] linux-user: Read and set FP ABI value from MIPS abiflags Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 26/27] linux-user: Determine the desired FPU mode from MIPS.abiflags Aleksandar Markovic
2018-10-29 15:20 ` [Qemu-devel] [PULL 27/27] linux-user: Add prctl() PR_SET_FP_MODE and PR_GET_FP_MODE implementations Aleksandar Markovic
2018-10-30 12:02 ` [Qemu-devel] [PULL 00/27] MIPS queue for October 2018, part 4 Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1540826418-5501-24-git-send-email-aleksandar.markovic@rt-rk.com \
    --to=aleksandar.markovic@rt-rk.com \
    --cc=amarkovic@wavecomp.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.