From: biju.das@bp.renesas.com (Biju Das)
To: cip-dev@lists.cip-project.org
Subject: [cip-dev] [PATCH 4/9] arm64: dts: renesas: r8a774c0: Add INTC-EX device node
Date: Fri, 22 Mar 2019 09:19:25 +0000 [thread overview]
Message-ID: <1553246370-60751-5-git-send-email-biju.das@bp.renesas.com> (raw)
In-Reply-To: <1553246370-60751-1-git-send-email-biju.das@bp.renesas.com>
From: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Add support for the Interrupt Controller for External Devices
(INTC-EX) on RZ/G2E.
Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
(cherry picked from commit 13fd6932045d1a5b3bbdfc1097f9065369e52e96)
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
---
arch/arm64/boot/dts/renesas/r8a774c0.dtsi | 16 ++++++++++++++++
1 file changed, 16 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r8a774c0.dtsi b/arch/arm64/boot/dts/renesas/r8a774c0.dtsi
index 5bea23e..4f6caa7 100644
--- a/arch/arm64/boot/dts/renesas/r8a774c0.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774c0.dtsi
@@ -135,6 +135,22 @@
#power-domain-cells = <1>;
};
+ intc_ex: interrupt-controller at e61c0000 {
+ compatible = "renesas,intc-ex-r8a774c0", "renesas,irqc";
+ #interrupt-cells = <2>;
+ interrupt-controller;
+ reg = <0 0xe61c0000 0 0x200>;
+ interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 407>;
+ power-domains = <&sysc R8A774C0_PD_ALWAYS_ON>;
+ resets = <&cpg 407>;
+ };
+
hscif0: serial at e6540000 {
compatible = "renesas,hscif-r8a774c0",
"renesas,rcar-gen3-hscif",
--
2.7.4
next prev parent reply other threads:[~2019-03-22 9:19 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-22 9:19 [cip-dev] [PATCH 0/9] Add SMP/INTC-EX/PFC/GPIO support Biju Das
2019-03-22 9:19 ` [cip-dev] [PATCH 1/9] arm64: dts: renesas: r8a774c0: Add secondary CA53 CPU core Biju Das
2019-04-10 23:14 ` nobuhiro1.iwamatsu at toshiba.co.jp
2019-04-11 6:54 ` Biju Das
2019-04-11 6:59 ` Biju Das
2019-04-11 9:34 ` Nobuhiro Iwamatsu
2019-03-22 9:19 ` [cip-dev] [PATCH 2/9] pinctrl: sh-pfc: rcar: Rename automotive-only arrays to automotive Biju Das
2019-03-22 9:19 ` [cip-dev] [PATCH 3/9] pinctrl: sh-pfc: r8a77990: Add INTC-EX pins, groups and function Biju Das
2019-03-22 9:19 ` Biju Das [this message]
2019-03-22 9:19 ` [cip-dev] [PATCH 5/9] arm64: dts: renesas: r8a774c0: Add PFC support Biju Das
2019-03-22 9:19 ` [cip-dev] [PATCH 6/9] dt-bindings: gpio: rcar: Add r8a774a1 (RZ/G2M) support Biju Das
2019-03-22 9:19 ` [cip-dev] [PATCH 7/9] dt-bindings: gpio: rcar: Add r8a774c0 (RZ/G2E) support Biju Das
2019-03-22 9:19 ` [cip-dev] [PATCH 8/9] arm64: dts: renesas: r8a774c0: Add GPIO device nodes Biju Das
2019-03-22 9:19 ` [cip-dev] [PATCH 9/9] arm64: dts: renesas: r8a774c0-cat874: Add pincontrol support to scif2 Biju Das
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1553246370-60751-5-git-send-email-biju.das@bp.renesas.com \
--to=biju.das@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.