From: fabrizio.castro@bp.renesas.com (Fabrizio Castro)
To: cip-dev@lists.cip-project.org
Subject: [cip-dev] [PATCH 4.19y 00/10] Pinctrl driver updates for RZ/G2E
Date: Mon, 1 Apr 2019 14:55:37 +0100 [thread overview]
Message-ID: <1554126947-32747-1-git-send-email-fabrizio.castro@bp.renesas.com> (raw)
Dear All,
this series backports the latest commits for the pinctrl driver
for the RZ/G2E (a.k.a. r8a774c0).
This series depends on:
https://patchwork.kernel.org/project/cip-dev/list/?series=95351
Thanks,
Fab
Geert Uytterhoeven (3):
pinctrl: sh-pfc: r8a77990: Fix IOCTRL reg state after s2ram on R-Car
E3
pinctrl: sh-pfc: r8a77990: Fix MOD_SEL0 SEL_I2C1 field width
pinctrl: sh-pfc: r8a77990: GP6_9 does not have pull-down capability
Takeshi Kihara (7):
pinctrl: sh-pfc: r8a77990: Add CAN pins, groups and functions
pinctrl: sh-pfc: r8a77990: Add CAN FD pins, groups and functions
pinctrl: sh-pfc: r8a77990: Fix MOD_SEL0 bit3 when using TX0
pinctrl: sh-pfc: r8a77990: Fix MOD_SEL0 bit2 when using RX2, TX2 and
SCK2
pinctrl: sh-pfc: r8a77990: Fix MOD_SEL bit numbering
pinctrl: sh-pfc: r8a77990: Add TMU pins, groups and functions
pinctrl: sh-pfc: r8a77990: Add DRIF pins, groups and functions
drivers/pinctrl/sh-pfc/pfc-r8a77990.c | 448 ++++++++++++++++++++++++++++++++--
1 file changed, 422 insertions(+), 26 deletions(-)
--
2.7.4
next reply other threads:[~2019-04-01 13:55 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-04-01 13:55 Fabrizio Castro [this message]
2019-04-01 13:55 ` [cip-dev] [PATCH 4.19y 01/10] pinctrl: sh-pfc: r8a77990: Add CAN pins, groups and functions Fabrizio Castro
2019-04-09 21:03 ` Pavel Machek
2019-04-10 9:16 ` Fabrizio Castro
2019-04-10 9:28 ` Fabrizio Castro
2019-04-12 20:28 ` [cip-dev] Renesas patches was " Pavel Machek
2019-04-15 8:10 ` Fabrizio Castro
2019-04-10 23:31 ` [cip-dev] " nobuhiro1.iwamatsu at toshiba.co.jp
2019-04-12 8:04 ` Pavel Machek
2019-04-01 13:55 ` [cip-dev] [PATCH 4.19y 02/10] pinctrl: sh-pfc: r8a77990: Add CAN FD " Fabrizio Castro
2019-04-01 13:55 ` [cip-dev] [PATCH 4.19y 03/10] pinctrl: sh-pfc: r8a77990: Fix IOCTRL reg state after s2ram on R-Car E3 Fabrizio Castro
2019-04-01 13:55 ` [cip-dev] [PATCH 4.19y 04/10] pinctrl: sh-pfc: r8a77990: Fix MOD_SEL0 SEL_I2C1 field width Fabrizio Castro
2019-04-01 13:55 ` [cip-dev] [PATCH 4.19y 05/10] pinctrl: sh-pfc: r8a77990: Fix MOD_SEL0 bit3 when using TX0 Fabrizio Castro
2019-04-01 13:55 ` [cip-dev] [PATCH 4.19y 06/10] pinctrl: sh-pfc: r8a77990: Fix MOD_SEL0 bit2 when using RX2, TX2 and SCK2 Fabrizio Castro
2019-04-01 13:55 ` [cip-dev] [PATCH 4.19y 07/10] pinctrl: sh-pfc: r8a77990: Fix MOD_SEL bit numbering Fabrizio Castro
2019-04-01 13:55 ` [cip-dev] [PATCH 4.19y 08/10] pinctrl: sh-pfc: r8a77990: GP6_9 does not have pull-down capability Fabrizio Castro
2019-04-01 13:55 ` [cip-dev] [PATCH 4.19y 09/10] pinctrl: sh-pfc: r8a77990: Add TMU pins, groups and functions Fabrizio Castro
2019-04-01 13:55 ` [cip-dev] [PATCH 4.19y 10/10] pinctrl: sh-pfc: r8a77990: Add DRIF " Fabrizio Castro
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1554126947-32747-1-git-send-email-fabrizio.castro@bp.renesas.com \
--to=fabrizio.castro@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.