From: biju.das@bp.renesas.com (Biju Das)
To: cip-dev@lists.cip-project.org
Subject: [cip-dev] [PATCH 4.19.y-cip 36/39] dt-bindings: serial: sh-sci: Document r8a774b1 bindings
Date: Wed, 18 Dec 2019 11:33:46 +0000 [thread overview]
Message-ID: <1576668829-59767-37-git-send-email-biju.das@bp.renesas.com> (raw)
In-Reply-To: <1576668829-59767-1-git-send-email-biju.das@bp.renesas.com>
commit fc5f3782da3c73bbbe2293551219b2ded0660357 upstream.
RZ/G2N (R8A774B1) SoC also has the R-Car Gen3 compatible SCIF and
HSCIF ports, so document the SoC specific bindings.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/1568724324-26995-1-git-send-email-biju.das at bp.renesas.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
---
Documentation/devicetree/bindings/serial/renesas,sci-serial.txt | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicetree/bindings/serial/renesas,sci-serial.txt b/Documentation/devicetree/bindings/serial/renesas,sci-serial.txt
index f620772..c0e037a 100644
--- a/Documentation/devicetree/bindings/serial/renesas,sci-serial.txt
+++ b/Documentation/devicetree/bindings/serial/renesas,sci-serial.txt
@@ -22,6 +22,8 @@ Required properties:
- "renesas,hscif-r8a77470" for R8A77470 (RZ/G1C) HSCIF compatible UART.
- "renesas,scif-r8a774a1" for R8A774A1 (RZ/G2M) SCIF compatible UART.
- "renesas,hscif-r8a774a1" for R8A774A1 (RZ/G2M) HSCIF compatible UART.
+ - "renesas,scif-r8a774b1" for R8A774B1 (RZ/G2N) SCIF compatible UART.
+ - "renesas,hscif-r8a774b1" for R8A774B1 (RZ/G2N) HSCIF compatible UART.
- "renesas,scif-r8a774c0" for R8A774C0 (RZ/G2E) SCIF compatible UART.
- "renesas,hscif-r8a774c0" for R8A774C0 (RZ/G2E) HSCIF compatible UART.
- "renesas,scif-r8a7778" for R8A7778 (R-Car M1) SCIF compatible UART.
--
2.7.4
next prev parent reply other threads:[~2019-12-18 11:33 UTC|newest]
Thread overview: 48+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-12-18 11:33 [cip-dev] [PATCH 4.19.y-cip 00/39] Add RZ/G2N SYSC/RST/Clock/PFC support Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 01/39] dt-bindings: arm: renesas: Document RZ/G2N SoC DT bindings Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 02/39] dt-bindings: arm: renesas: Add HopeRun RZ/G2N boards Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 03/39] soc: renesas: Add Renesas R8A774B1 config option Biju Das
2019-12-18 19:28 ` Pavel Machek
2019-12-19 7:41 ` Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 04/39] soc: renesas: Identify RZ/G2N Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 05/39] dt-bindings: power: Add r8a774b1 SYSC power domain definitions Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 06/39] dt-bindings: power: rcar-sysc: Document r8a774b1 sysc Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 07/39] soc: renesas: rcar-sysc: Prepare for fixing power request conflicts Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 08/39] soc: renesas: r8a7795-sysc: Fix " Biju Das
2019-12-18 19:32 ` Pavel Machek
2019-12-19 7:43 ` Biju Das
2019-12-19 9:44 ` Geert Uytterhoeven
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 09/39] soc: renesas: r8a7796-sysc: " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 10/39] soc: renesas: r8a77965-sysc: " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 11/39] soc: renesas: r8a77970-sysc: " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 12/39] soc: renesas: r8a77980-sysc: " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 13/39] soc: renesas: r8a77990-sysc: " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 14/39] soc: renesas: r8a774c0-sysc: " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 15/39] soc: renesas: rcar-sysc: Add r8a774b1 support Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 16/39] dt-bindings: reset: rcar-rst: Document r8a774b1 reset module Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 17/39] soc: renesas: rcar-rst: Add support for RZ/G2N Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 18/39] dt-bindings: clk: Add r8a774b1 CPG Core Clock Definitions Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 19/39] dt-bindings: clock: renesas: cpg-mssr: Document r8a774b1 binding Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 20/39] clk: renesas: cpg-mssr: Add r8a774b1 support Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 21/39] pinctrl: sh-pfc: r8a77965: Add SATA pins, groups and functions Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 22/39] pinctrl: sh-pfc: r8a77965: Add Audio clock pin support Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 23/39] pinctrl: sh-pfc: r8a77965: Add Audio SSI " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 24/39] pinctrl: sh-pfc: r8a77965: Add VIN[4|5] groups/functions Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 25/39] pinctrl: sh-pfc: r8a77965: Add CAN pins, groups and functions Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 26/39] pinctrl: sh-pfc: r8a77965: Add CAN FD " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 27/39] pinctrl: sh-pfc: r8a77965: Replace DU_DOTCLKIN2 by DU_DOTCLKIN3 Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 28/39] pinctrl: sh-pfc: r8a77965: Add TMU pins, groups and functions Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 29/39] pinctrl: sh-pfc: r8a77965: Add DRIF " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 30/39] pinctrl: sh-pfc: r8a77965: Add I2C{0, 3, 5} " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 31/39] pinctrl: sh-pfc: r8a77965: Add TPU " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 32/39] pinctrl: sh-pfc: r8a77965: Use new macros for non-GPIO pins Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 33/39] dt-bindings: pinctrl: sh-pfc: Document r8a774b1 PFC support Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 34/39] pinctrl: sh-pfc: r8a77965: Add R8A774B1 " Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 35/39] pinctrl: sh-pfc: pfc-r8a77965: Fix typo in pinmux macro for SCL3 Biju Das
2019-12-18 11:33 ` Biju Das [this message]
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 37/39] arm64: dts: renesas: Initial r8a774b1 SoC device tree Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 38/39] arm64: dts: renesas: Add HiHope RZ/G2N main board support Biju Das
2019-12-18 11:33 ` [cip-dev] [PATCH 4.19.y-cip 39/39] arm64: defconfig: Enable R8A774B1 SoC Biju Das
2019-12-18 19:34 ` [cip-dev] [PATCH 4.19.y-cip 00/39] Add RZ/G2N SYSC/RST/Clock/PFC support Pavel Machek
2019-12-19 8:26 ` nobuhiro1.iwamatsu at toshiba.co.jp
2019-12-19 12:20 ` Pavel Machek
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1576668829-59767-37-git-send-email-biju.das@bp.renesas.com \
--to=biju.das@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.