From: prabhakar.mahadev-lad.rj@bp.renesas.com (Lad Prabhakar)
To: cip-dev@lists.cip-project.org
Subject: [cip-dev] [PATCH 4.4.y-cip 10/10] ARM: dts: r8a7744: Add PCIe Controller device node
Date: Fri, 24 Jan 2020 09:08:20 +0000 [thread overview]
Message-ID: <1579856900-21381-11-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw)
In-Reply-To: <1579856900-21381-1-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com>
From: Biju Das <biju.das@bp.renesas.com>
commit 24035072999c5c175ac03ed2db2ef98cb339b319 upstream.
Add a device node for the PCIe controller on the Renesas
RZ/G1N (r8a7744) SoC.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
(dropped resets property. changed clocks and power-domains properties.)
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
arch/arm/boot/dts/r8a7744.dtsi | 27 +++++++++++++++++++++++++++
1 file changed, 27 insertions(+)
diff --git a/arch/arm/boot/dts/r8a7744.dtsi b/arch/arm/boot/dts/r8a7744.dtsi
index 195d1d7..9e1885c 100644
--- a/arch/arm/boot/dts/r8a7744.dtsi
+++ b/arch/arm/boot/dts/r8a7744.dtsi
@@ -1469,6 +1469,33 @@
renesas,#wpf = <1>;
};
+ pciec: pcie at fe000000 {
+ compatible = "renesas,pcie-r8a7744",
+ "renesas,pcie-rcar-gen2";
+ reg = <0 0xfe000000 0 0x80000>;
+ #address-cells = <3>;
+ #size-cells = <2>;
+ bus-range = <0x00 0xff>;
+ device_type = "pci";
+ ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
+ 0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
+ 0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
+ 0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
+ /* Map all possible DDR as inbound ranges */
+ dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000
+ 0x43000000 2 0x00000000 2 0x00000000 1 0x00000000>;
+ interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
+ #interrupt-cells = <1>;
+ interrupt-map-mask = <0 0 0 0>;
+ interrupt-map = <0 0 0 0 &gic GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&mstp3_clks R8A7744_CLK_PCIEC>, <&pcie_bus_clk>;
+ clock-names = "pcie", "pcie_bus";
+ power-domains = <&cpg_clocks>;
+ status = "disabled";
+ };
+
du: display at feb00000 {
compatible = "renesas,du-r8a7744";
reg = <0 0xfeb00000 0 0x40000>,
--
2.7.4
next prev parent reply other threads:[~2020-01-24 9:08 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-24 9:08 [cip-dev] [PATCH 4.4.y-cip 00/10] Renesas RZ/G1N extend peripherals supported by platform Lad Prabhakar
2020-01-24 9:08 ` [cip-dev] [PATCH 4.4.y-cip 01/10] ARM: dts: r8a7744: Add VSP support Lad Prabhakar
2020-01-24 9:08 ` [cip-dev] [PATCH 4.4.y-cip 02/10] ARM: dts: r8a7744: Add PWM SoC support Lad Prabhakar
2020-01-24 9:08 ` [cip-dev] [PATCH 4.4.y-cip 03/10] ARM: dts: r8a7744: Add TPU support Lad Prabhakar
2020-01-24 9:08 ` [cip-dev] [PATCH 4.4.y-cip 04/10] ARM: dts: r8a7744: Add QSPI support Lad Prabhakar
2020-01-24 9:08 ` [cip-dev] [PATCH 4.4.y-cip 05/10] ARM: dts: r8a7744: Add MSIOF[012] support Lad Prabhakar
2020-01-24 9:08 ` [cip-dev] [PATCH 4.4.y-cip 06/10] ARM: dts: r8a7744-iwg20m: Add SPI NOR support Lad Prabhakar
2020-01-24 9:08 ` [cip-dev] [PATCH 4.4.y-cip 07/10] usb: host: xhci-plat: Add r8a7744 support Lad Prabhakar
2020-01-24 10:12 ` Prabhakar Mahadev Lad
2020-01-26 22:06 ` nobuhiro1.iwamatsu at toshiba.co.jp
2020-01-27 7:09 ` Prabhakar Mahadev Lad
2020-01-24 9:08 ` [cip-dev] [PATCH 4.4.y-cip 08/10] dt-bindings: usb-xhci: Document " Lad Prabhakar
2020-01-24 9:08 ` [cip-dev] [PATCH 4.4.y-cip 09/10] ARM: dts: r8a7744: Add xhci support Lad Prabhakar
2020-01-24 9:08 ` Lad Prabhakar [this message]
2020-01-26 22:15 ` [cip-dev] [PATCH 4.4.y-cip 00/10] Renesas RZ/G1N extend peripherals supported by platform nobuhiro1.iwamatsu at toshiba.co.jp
2020-01-27 7:11 ` Prabhakar Mahadev Lad
2020-01-27 12:04 ` Pavel Machek
2020-01-27 19:37 ` nobuhiro1.iwamatsu at toshiba.co.jp
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1579856900-21381-11-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com \
--to=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.