From: Li Jun <jun.li@nxp.com>
To: balbi@kernel.org, shawnguo@kernel.org
Cc: gregkh@linuxfoundation.org, robh+dt@kernel.org,
s.hauer@pengutronix.de, kernel@pengutronix.de,
festevam@gmail.com, linux-imx@nxp.com, linux-usb@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, peter.chen@nxp.com
Subject: [PATCH 1/6] dt-bindings: usb: dwc3: add property to disable xhci 64bit support
Date: Tue, 9 Jun 2020 19:12:40 +0800 [thread overview]
Message-ID: <1591701165-12872-2-git-send-email-jun.li@nxp.com> (raw)
In-Reply-To: <1591701165-12872-1-git-send-email-jun.li@nxp.com>
Add a property "snps,xhci-dis-64bit-support-quirk" to disable xhci 64bit
address support, this is due to SoC integration can't support it but
the AC64 bit (bit 0) of HCCPARAMS1 is set to be 1.
Signed-off-by: Li Jun <jun.li@nxp.com>
---
Documentation/devicetree/bindings/usb/dwc3.txt | 3 +++
1 file changed, 3 insertions(+)
diff --git a/Documentation/devicetree/bindings/usb/dwc3.txt b/Documentation/devicetree/bindings/usb/dwc3.txt
index d03edf9..d16cba7 100644
--- a/Documentation/devicetree/bindings/usb/dwc3.txt
+++ b/Documentation/devicetree/bindings/usb/dwc3.txt
@@ -109,6 +109,9 @@ Optional properties:
When just one value, which means INCRX burst mode enabled. When
more than one value, which means undefined length INCR burst type
enabled. The values can be 1, 4, 8, 16, 32, 64, 128 and 256.
+ - snps,xhci-dis-64bit-support-quirk: set if the AC64 bit (bit 0) of HCCPARAMS1 is set
+ to be 1, but the controller actually can't handle 64-bit address
+ due to SoC integration.
- in addition all properties from usb-xhci.txt from the current directory are
supported as well
--
2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: Li Jun <jun.li@nxp.com>
To: balbi@kernel.org, shawnguo@kernel.org
Cc: peter.chen@nxp.com, gregkh@linuxfoundation.org,
s.hauer@pengutronix.de, linux-usb@vger.kernel.org,
robh+dt@kernel.org, linux-imx@nxp.com, kernel@pengutronix.de,
festevam@gmail.com, linux-arm-kernel@lists.infradead.org
Subject: [PATCH 1/6] dt-bindings: usb: dwc3: add property to disable xhci 64bit support
Date: Tue, 9 Jun 2020 19:12:40 +0800 [thread overview]
Message-ID: <1591701165-12872-2-git-send-email-jun.li@nxp.com> (raw)
In-Reply-To: <1591701165-12872-1-git-send-email-jun.li@nxp.com>
Add a property "snps,xhci-dis-64bit-support-quirk" to disable xhci 64bit
address support, this is due to SoC integration can't support it but
the AC64 bit (bit 0) of HCCPARAMS1 is set to be 1.
Signed-off-by: Li Jun <jun.li@nxp.com>
---
Documentation/devicetree/bindings/usb/dwc3.txt | 3 +++
1 file changed, 3 insertions(+)
diff --git a/Documentation/devicetree/bindings/usb/dwc3.txt b/Documentation/devicetree/bindings/usb/dwc3.txt
index d03edf9..d16cba7 100644
--- a/Documentation/devicetree/bindings/usb/dwc3.txt
+++ b/Documentation/devicetree/bindings/usb/dwc3.txt
@@ -109,6 +109,9 @@ Optional properties:
When just one value, which means INCRX burst mode enabled. When
more than one value, which means undefined length INCR burst type
enabled. The values can be 1, 4, 8, 16, 32, 64, 128 and 256.
+ - snps,xhci-dis-64bit-support-quirk: set if the AC64 bit (bit 0) of HCCPARAMS1 is set
+ to be 1, but the controller actually can't handle 64-bit address
+ due to SoC integration.
- in addition all properties from usb-xhci.txt from the current directory are
supported as well
--
2.7.4
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2020-06-09 11:23 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-06-09 11:12 [PATCH 0/6] add NXP imx8mp usb support Li Jun
2020-06-09 11:12 ` Li Jun
2020-06-09 11:12 ` Li Jun [this message]
2020-06-09 11:12 ` [PATCH 1/6] dt-bindings: usb: dwc3: add property to disable xhci 64bit support Li Jun
2020-06-10 2:47 ` Peter Chen
2020-06-10 2:47 ` Peter Chen
2020-06-10 4:22 ` Florian Fainelli
2020-06-10 4:22 ` Florian Fainelli
2020-07-06 9:56 ` Jun Li
2020-07-06 9:56 ` Jun Li
2020-06-09 11:12 ` [PATCH 2/6] usb: host: xhci-plat: add quirk for XHCI_NO_64BIT_SUPPORT Li Jun
2020-06-09 11:12 ` Li Jun
2020-06-09 11:12 ` [PATCH 3/6] usb: dwc3: add imx8mp dwc3 glue layer driver Li Jun
2020-06-09 11:12 ` Li Jun
2020-06-10 2:59 ` Peter Chen
2020-06-10 2:59 ` Peter Chen
2020-06-09 11:12 ` [PATCH 4/6] arm64: dtsi: imx8mp: add usb nodes Li Jun
2020-06-09 11:12 ` Li Jun
2020-06-09 11:12 ` [PATCH 5/6] arm64: dts: imx8mp-evk: enable usb1 as host mode Li Jun
2020-06-09 11:12 ` Li Jun
2020-06-23 11:14 ` Shawn Guo
2020-06-23 12:37 ` Jun Li
2020-06-09 11:12 ` [PATCH 6/6] dt-bindings: usb: dwc3-imx8mp: add imx8mp dwc3 glue bindings Li Jun
2020-06-09 11:12 ` Li Jun
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1591701165-12872-2-git-send-email-jun.li@nxp.com \
--to=jun.li@nxp.com \
--cc=balbi@kernel.org \
--cc=festevam@gmail.com \
--cc=gregkh@linuxfoundation.org \
--cc=kernel@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=linux-usb@vger.kernel.org \
--cc=peter.chen@nxp.com \
--cc=robh+dt@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.