From: "周琰杰 (Zhou Yanjie)" <zhouyanjie@wanyeetech.com>
To: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org
Cc: linux-mips@vger.kernel.org, linux-clk@vger.kernel.org,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
paul@crapouillou.net, dongsheng.qiu@ingenic.com,
aric.pzqi@ingenic.com, rick.tyliu@ingenic.com,
sihui.liu@ingenic.com, jun.jiang@ingenic.com,
sernia.zhou@foxmail.com
Subject: [PATCH v5 09/11] dt-bindings: clock: Add X2000 clock bindings.
Date: Tue, 29 Jun 2021 02:20:42 +0800 [thread overview]
Message-ID: <1624904444-2618-10-git-send-email-zhouyanjie@wanyeetech.com> (raw)
In-Reply-To: <1624904444-2618-1-git-send-email-zhouyanjie@wanyeetech.com>
Add the clock bindings for the X2000 SoC from Ingenic.
Signed-off-by: 周琰杰 (Zhou Yanjie) <zhouyanjie@wanyeetech.com>
---
Notes:
v5:
New patch.
include/dt-bindings/clock/x2000-cgu.h | 88 +++++++++++++++++++++++++++++++++++
1 file changed, 88 insertions(+)
create mode 100644 include/dt-bindings/clock/x2000-cgu.h
diff --git a/include/dt-bindings/clock/x2000-cgu.h b/include/dt-bindings/clock/x2000-cgu.h
new file mode 100644
index 00000000..222468d
--- /dev/null
+++ b/include/dt-bindings/clock/x2000-cgu.h
@@ -0,0 +1,88 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * This header provides clock numbers for the ingenic,x2000-cgu DT binding.
+ *
+ * They are roughly ordered as:
+ * - external clocks
+ * - PLLs
+ * - muxes/dividers in the order they appear in the x2000 programmers manual
+ * - gates in order of their bit in the CLKGR* registers
+ */
+
+#ifndef __DT_BINDINGS_CLOCK_X2000_CGU_H__
+#define __DT_BINDINGS_CLOCK_X2000_CGU_H__
+
+#define X2000_CLK_EXCLK 0
+#define X2000_CLK_RTCLK 1
+#define X2000_CLK_APLL 2
+#define X2000_CLK_MPLL 3
+#define X2000_CLK_EPLL 4
+#define X2000_CLK_OTGPHY 5
+#define X2000_CLK_SCLKA 6
+#define X2000_CLK_I2S0 7
+#define X2000_CLK_I2S1 8
+#define X2000_CLK_I2S2 9
+#define X2000_CLK_I2S3 10
+#define X2000_CLK_CPUMUX 11
+#define X2000_CLK_CPU 12
+#define X2000_CLK_L2CACHE 13
+#define X2000_CLK_AHB0 14
+#define X2000_CLK_AHB2PMUX 15
+#define X2000_CLK_AHB2 16
+#define X2000_CLK_PCLK 17
+#define X2000_CLK_DDR 18
+#define X2000_CLK_ISP 19
+#define X2000_CLK_MACPTP 20
+#define X2000_CLK_MACPHY 21
+#define X2000_CLK_MAC0TX 22
+#define X2000_CLK_MAC1TX 23
+#define X2000_CLK_RSA 24
+#define X2000_CLK_SSIPLL 25
+#define X2000_CLK_LCD 26
+#define X2000_CLK_MSC0 27
+#define X2000_CLK_MSC1 28
+#define X2000_CLK_MSC2 29
+#define X2000_CLK_PWM 30
+#define X2000_CLK_SFC 31
+#define X2000_CLK_CIM 32
+#define X2000_CLK_DMIC_EXCLK 33
+#define X2000_CLK_DMIC 34
+#define X2000_CLK_EXCLK_DIV512 35
+#define X2000_CLK_RTC 36
+#define X2000_CLK_EMC 37
+#define X2000_CLK_EFUSE 38
+#define X2000_CLK_OTG 39
+#define X2000_CLK_SCC 40
+#define X2000_CLK_I2C0 41
+#define X2000_CLK_I2C1 42
+#define X2000_CLK_I2C2 43
+#define X2000_CLK_I2C3 44
+#define X2000_CLK_SADC 45
+#define X2000_CLK_UART0 46
+#define X2000_CLK_UART1 47
+#define X2000_CLK_UART2 48
+#define X2000_CLK_DTRNG 49
+#define X2000_CLK_TCU 50
+#define X2000_CLK_SSI0 51
+#define X2000_CLK_OST 52
+#define X2000_CLK_PDMA 53
+#define X2000_CLK_SSI1 54
+#define X2000_CLK_I2C4 55
+#define X2000_CLK_I2C5 56
+#define X2000_CLK_ISP0 57
+#define X2000_CLK_ISP1 58
+#define X2000_CLK_HASH 59
+#define X2000_CLK_UART3 60
+#define X2000_CLK_UART4 61
+#define X2000_CLK_UART5 62
+#define X2000_CLK_UART6 63
+#define X2000_CLK_UART7 64
+#define X2000_CLK_UART8 65
+#define X2000_CLK_UART9 66
+#define X2000_CLK_MAC0 67
+#define X2000_CLK_MAC1 68
+#define X2000_CLK_INTC 69
+#define X2000_CLK_CSI 70
+#define X2000_CLK_DSI 71
+
+#endif /* __DT_BINDINGS_CLOCK_X2000_CGU_H__ */
--
2.7.4
next prev parent reply other threads:[~2021-06-28 18:22 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-28 18:20 [PATCH v5 00/11] Add new clocks and fix bugs for Ingenic SoCs 周琰杰 (Zhou Yanjie)
2021-06-28 18:20 ` [PATCH v5 01/11] clk: JZ4780: Add function for disable the second core 周琰杰 (Zhou Yanjie)
2021-06-28 18:20 ` [PATCH v5 02/11] clk: Ingenic: Adjust cgu code to make it compatible with I2S PLL 周琰杰 (Zhou Yanjie)
2021-06-28 22:32 ` kernel test robot
2021-06-28 22:32 ` kernel test robot
2021-06-28 18:20 ` [PATCH v5 03/11] dt-bindings: clock: Add missing clocks for Ingenic SoCs 周琰杰 (Zhou Yanjie)
2021-06-28 18:20 ` [PATCH v5 04/11] clk: Ingenic: Fix problem of MAC clock in Ingenic X1000 and X1830 周琰杰 (Zhou Yanjie)
2021-06-28 18:20 ` [PATCH v5 05/11] clk: Ingenic: Add missing clocks for Ingenic SoCs 周琰杰 (Zhou Yanjie)
2021-06-28 18:20 ` [PATCH v5 06/11] clk: Ingenic: Clean up and reformat the code 周琰杰 (Zhou Yanjie)
2021-06-28 18:20 ` [PATCH v5 07/11] dt-bindings: clock: Add documentation for JZ4775 and X2000 bindings 周琰杰 (Zhou Yanjie)
2021-06-28 18:20 ` [PATCH v5 08/11] dt-bindings: clock: Add JZ4775 clock bindings 周琰杰 (Zhou Yanjie)
2021-06-28 18:20 ` 周琰杰 (Zhou Yanjie) [this message]
2021-06-28 18:20 ` [PATCH v5 10/11] clk: Ingenic: Add CGU driver for JZ4775 周琰杰 (Zhou Yanjie)
2021-06-28 18:20 ` [PATCH v5 11/11] clk: Ingenic: Add CGU driver for X2000 周琰杰 (Zhou Yanjie)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1624904444-2618-10-git-send-email-zhouyanjie@wanyeetech.com \
--to=zhouyanjie@wanyeetech.com \
--cc=aric.pzqi@ingenic.com \
--cc=devicetree@vger.kernel.org \
--cc=dongsheng.qiu@ingenic.com \
--cc=jun.jiang@ingenic.com \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=paul@crapouillou.net \
--cc=rick.tyliu@ingenic.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=sernia.zhou@foxmail.com \
--cc=sihui.liu@ingenic.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.