From: Prasad Malisetty <pmaliset@codeaurora.org>
To: swboyd@chromium.org, agross@kernel.org,
bjorn.andersson@linaro.org, devicetree@vger.kernel.org,
linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
manivannan.sadhasivam@linaro.org, robh+dt@kernel.org,
mka@chromium.org, lorenzo.pieralisi@arm.com,
svarbanov@mm-sol.com, bhelgaas@google.com
Cc: Prasad Malisetty <pmaliset@codeaurora.org>
Subject: [PATCH v3 3/3] arm64: dts: qcom: Fix 'interrupt-map' parent address cells
Date: Tue, 16 Nov 2021 16:31:48 +0530 [thread overview]
Message-ID: <1637060508-30375-4-git-send-email-pmaliset@codeaurora.org> (raw)
In-Reply-To: <1637060508-30375-1-git-send-email-pmaliset@codeaurora.org>
Update interrupt-map parent address cells for sc7280
Similar to existing Qcom SoCs.
Fixes: 92e0ee9f8 ("arm64: dts: qcom: sc7280: Add PCIe and PHY related nodes")
Signed-off-by: Prasad Malisetty <pmaliset@codeaurora.org>
---
arch/arm64/boot/dts/qcom/sc7280.dtsi | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi
index 3fb9338..9ca9c31 100644
--- a/arch/arm64/boot/dts/qcom/sc7280.dtsi
+++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi
@@ -1593,10 +1593,10 @@
interrupt-names = "msi";
#interrupt-cells = <1>;
interrupt-map-mask = <0 0 0 0x7>;
- interrupt-map = <0 0 0 1 &intc 0 434 IRQ_TYPE_LEVEL_HIGH>,
- <0 0 0 2 &intc 0 435 IRQ_TYPE_LEVEL_HIGH>,
- <0 0 0 3 &intc 0 438 IRQ_TYPE_LEVEL_HIGH>,
- <0 0 0 4 &intc 0 439 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-map = <0 0 0 1 &intc 0 0 0 434 IRQ_TYPE_LEVEL_HIGH>,
+ <0 0 0 2 &intc 0 0 0 435 IRQ_TYPE_LEVEL_HIGH>,
+ <0 0 0 3 &intc 0 0 0 438 IRQ_TYPE_LEVEL_HIGH>,
+ <0 0 0 4 &intc 0 0 0 439 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&gcc GCC_PCIE_1_PIPE_CLK>,
<&gcc GCC_PCIE_1_PIPE_CLK_SRC>,
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project
next prev parent reply other threads:[~2021-11-16 11:03 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-16 11:01 [PATCH v3 0/2] Add PCIe clock DT entries for SC7280 Prasad Malisetty
2021-11-16 11:01 ` [PATCH v3 1/3] arm64: dts: qcom: sc7280: Fix incorrect clock name Prasad Malisetty
2021-11-17 6:34 ` Stephen Boyd
2021-11-19 3:28 ` Bjorn Andersson
2021-11-16 11:01 ` [PATCH v3 2/3] arm64: dts: qcom: sc7280: Add pcie clock support Prasad Malisetty
2021-11-17 6:34 ` Stephen Boyd
2021-11-16 11:01 ` Prasad Malisetty [this message]
2021-11-17 6:36 ` [PATCH v3 3/3] arm64: dts: qcom: Fix 'interrupt-map' parent address cells Stephen Boyd
2021-11-20 23:55 ` [PATCH v3 0/2] Add PCIe clock DT entries for SC7280 Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1637060508-30375-4-git-send-email-pmaliset@codeaurora.org \
--to=pmaliset@codeaurora.org \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=manivannan.sadhasivam@linaro.org \
--cc=mka@chromium.org \
--cc=robh+dt@kernel.org \
--cc=svarbanov@mm-sol.com \
--cc=swboyd@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.