From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
To: Simon Horman <horms@verge.net.au>,
linux-renesas-soc@vger.kernel.org,
Rob Herring <robh+dt@kernel.org>,
devicetree@vger.kernel.org
Cc: Mark Rutland <mark.rutland@arm.com>,
Catalin Marinas <catalin.marinas@arm.com>,
Magnus Damm <magnus.damm@gmail.com>,
Will Deacon <will.deacon@arm.com>,
linux-arm-kernel@lists.infradead.org
Subject: [PATCH] arm64: dts: renesas: r8a77980: add RWDT support
Date: Fri, 20 Jul 2018 22:21:45 +0300 [thread overview]
Message-ID: <175a491f-a827-4a92-1884-2f1490d38a52@cogentembedded.com> (raw)
In-Reply-To: <2368353.xfo5beGC5E@wasted.cogentembedded.com>
Describe RWDT in the R8A77980 SoC device tree.
Enable RWDT on the Condor and V3H Starter Kit boards.
Based on the original (and large) patch by Vladimir Barinov.
Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
---
The patch is against the 'renesas-devel-20180720-v4.18-rc5' of Simon Horman's
'renesas.git' repo. It depends on Geert Uytterhoeven's clock driver patches
(adding the RWDT clock) in order to work...
arch/arm64/boot/dts/renesas/r8a77980-condor.dts | 5 +++++
arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts | 5 +++++
arch/arm64/boot/dts/renesas/r8a77980.dtsi | 10 ++++++++++
3 files changed, 20 insertions(+)
Index: renesas/arch/arm64/boot/dts/renesas/r8a77980-condor.dts
===================================================================
--- renesas.orig/arch/arm64/boot/dts/renesas/r8a77980-condor.dts
+++ renesas/arch/arm64/boot/dts/renesas/r8a77980-condor.dts
@@ -262,6 +262,11 @@
};
};
+&rwdt {
+ timeout-sec = <60>;
+ status = "okay";
+};
+
&scif0 {
pinctrl-0 = <&scif0_pins>, <&scif_clk_pins>;
pinctrl-names = "default";
Index: renesas/arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
===================================================================
--- renesas.orig/arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
+++ renesas/arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
@@ -191,6 +191,11 @@
};
};
+&rwdt {
+ timeout-sec = <60>;
+ status = "okay";
+};
+
&scif0 {
pinctrl-0 = <&scif0_pins>, <&scif_clk_pins>;
pinctrl-names = "default";
Index: renesas/arch/arm64/boot/dts/renesas/r8a77980.dtsi
===================================================================
--- renesas.orig/arch/arm64/boot/dts/renesas/r8a77980.dtsi
+++ renesas/arch/arm64/boot/dts/renesas/r8a77980.dtsi
@@ -118,6 +118,16 @@
#size-cells = <2>;
ranges;
+ rwdt: watchdog@e6020000 {
+ compatible = "renesas,r8a77980-wdt",
+ "renesas,rcar-gen3-wdt";
+ reg = <0 0xe6020000 0 0x0c>;
+ clocks = <&cpg CPG_MOD 402>;
+ power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;
+ resets = <&cpg 402>;
+ status = "disabled";
+ };
+
gpio0: gpio@e6050000 {
compatible = "renesas,gpio-r8a77980",
"renesas,rcar-gen3-gpio";
WARNING: multiple messages have this Message-ID (diff)
From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
To: Simon Horman <horms@verge.net.au>,
linux-renesas-soc@vger.kernel.org,
Rob Herring <robh+dt@kernel.org>,
devicetree@vger.kernel.org
Cc: Mark Rutland <mark.rutland@arm.com>,
Magnus Damm <magnus.damm@gmail.com>,
linux-arm-kernel@lists.infradead.org,
Catalin Marinas <catalin.marinas@arm.com>,
Will Deacon <will.deacon@arm.com>
Subject: [PATCH] arm64: dts: renesas: r8a77980: add RWDT support
Date: Fri, 20 Jul 2018 22:21:45 +0300 [thread overview]
Message-ID: <175a491f-a827-4a92-1884-2f1490d38a52@cogentembedded.com> (raw)
In-Reply-To: <2368353.xfo5beGC5E@wasted.cogentembedded.com>
Describe RWDT in the R8A77980 SoC device tree.
Enable RWDT on the Condor and V3H Starter Kit boards.
Based on the original (and large) patch by Vladimir Barinov.
Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
---
The patch is against the 'renesas-devel-20180720-v4.18-rc5' of Simon Horman's
'renesas.git' repo. It depends on Geert Uytterhoeven's clock driver patches
(adding the RWDT clock) in order to work...
arch/arm64/boot/dts/renesas/r8a77980-condor.dts | 5 +++++
arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts | 5 +++++
arch/arm64/boot/dts/renesas/r8a77980.dtsi | 10 ++++++++++
3 files changed, 20 insertions(+)
Index: renesas/arch/arm64/boot/dts/renesas/r8a77980-condor.dts
===================================================================
--- renesas.orig/arch/arm64/boot/dts/renesas/r8a77980-condor.dts
+++ renesas/arch/arm64/boot/dts/renesas/r8a77980-condor.dts
@@ -262,6 +262,11 @@
};
};
+&rwdt {
+ timeout-sec = <60>;
+ status = "okay";
+};
+
&scif0 {
pinctrl-0 = <&scif0_pins>, <&scif_clk_pins>;
pinctrl-names = "default";
Index: renesas/arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
===================================================================
--- renesas.orig/arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
+++ renesas/arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
@@ -191,6 +191,11 @@
};
};
+&rwdt {
+ timeout-sec = <60>;
+ status = "okay";
+};
+
&scif0 {
pinctrl-0 = <&scif0_pins>, <&scif_clk_pins>;
pinctrl-names = "default";
Index: renesas/arch/arm64/boot/dts/renesas/r8a77980.dtsi
===================================================================
--- renesas.orig/arch/arm64/boot/dts/renesas/r8a77980.dtsi
+++ renesas/arch/arm64/boot/dts/renesas/r8a77980.dtsi
@@ -118,6 +118,16 @@
#size-cells = <2>;
ranges;
+ rwdt: watchdog@e6020000 {
+ compatible = "renesas,r8a77980-wdt",
+ "renesas,rcar-gen3-wdt";
+ reg = <0 0xe6020000 0 0x0c>;
+ clocks = <&cpg CPG_MOD 402>;
+ power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;
+ resets = <&cpg 402>;
+ status = "disabled";
+ };
+
gpio0: gpio@e6050000 {
compatible = "renesas,gpio-r8a77980",
"renesas,rcar-gen3-gpio";
WARNING: multiple messages have this Message-ID (diff)
From: sergei.shtylyov@cogentembedded.com (Sergei Shtylyov)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] arm64: dts: renesas: r8a77980: add RWDT support
Date: Fri, 20 Jul 2018 22:21:45 +0300 [thread overview]
Message-ID: <175a491f-a827-4a92-1884-2f1490d38a52@cogentembedded.com> (raw)
In-Reply-To: <2368353.xfo5beGC5E@wasted.cogentembedded.com>
Describe RWDT in the R8A77980 SoC device tree.
Enable RWDT on the Condor and V3H Starter Kit boards.
Based on the original (and large) patch by Vladimir Barinov.
Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
---
The patch is against the 'renesas-devel-20180720-v4.18-rc5' of Simon Horman's
'renesas.git' repo. It depends on Geert Uytterhoeven's clock driver patches
(adding the RWDT clock) in order to work...
arch/arm64/boot/dts/renesas/r8a77980-condor.dts | 5 +++++
arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts | 5 +++++
arch/arm64/boot/dts/renesas/r8a77980.dtsi | 10 ++++++++++
3 files changed, 20 insertions(+)
Index: renesas/arch/arm64/boot/dts/renesas/r8a77980-condor.dts
===================================================================
--- renesas.orig/arch/arm64/boot/dts/renesas/r8a77980-condor.dts
+++ renesas/arch/arm64/boot/dts/renesas/r8a77980-condor.dts
@@ -262,6 +262,11 @@
};
};
+&rwdt {
+ timeout-sec = <60>;
+ status = "okay";
+};
+
&scif0 {
pinctrl-0 = <&scif0_pins>, <&scif_clk_pins>;
pinctrl-names = "default";
Index: renesas/arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
===================================================================
--- renesas.orig/arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
+++ renesas/arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
@@ -191,6 +191,11 @@
};
};
+&rwdt {
+ timeout-sec = <60>;
+ status = "okay";
+};
+
&scif0 {
pinctrl-0 = <&scif0_pins>, <&scif_clk_pins>;
pinctrl-names = "default";
Index: renesas/arch/arm64/boot/dts/renesas/r8a77980.dtsi
===================================================================
--- renesas.orig/arch/arm64/boot/dts/renesas/r8a77980.dtsi
+++ renesas/arch/arm64/boot/dts/renesas/r8a77980.dtsi
@@ -118,6 +118,16 @@
#size-cells = <2>;
ranges;
+ rwdt: watchdog at e6020000 {
+ compatible = "renesas,r8a77980-wdt",
+ "renesas,rcar-gen3-wdt";
+ reg = <0 0xe6020000 0 0x0c>;
+ clocks = <&cpg CPG_MOD 402>;
+ power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;
+ resets = <&cpg 402>;
+ status = "disabled";
+ };
+
gpio0: gpio at e6050000 {
compatible = "renesas,gpio-r8a77980",
"renesas,rcar-gen3-gpio";
next prev parent reply other threads:[~2018-07-20 19:21 UTC|newest]
Thread overview: 103+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-11-04 21:42 [PATCH v2 0/11] Add R8A7745/SK-RZG1E board support Sergei Shtylyov
2016-11-04 21:42 ` Sergei Shtylyov
2016-11-04 21:46 ` [PATCH v2 02/11] soc: renesas: rcar-sysc: add R8A7745 support Sergei Shtylyov
2016-11-14 15:54 ` Rob Herring
2016-11-04 21:53 ` [PATCH v2 04/11] ARM: dts: r8a7745: initial SoC device tree Sergei Shtylyov
2016-11-04 21:53 ` Sergei Shtylyov
2016-11-04 21:54 ` [PATCH v2 05/11] ARM: dts: r8a7745: add SYS-DMAC support Sergei Shtylyov
2016-11-04 21:54 ` Sergei Shtylyov
2016-11-04 21:55 ` [PATCH v2 06/11] ARM: dts: r8a7745: add [H]SCIF{|A|B} support Sergei Shtylyov
2016-11-04 21:55 ` Sergei Shtylyov
2016-11-04 21:57 ` [PATCH v2 07/11] ARM: dts: r8a7745: add Ether support Sergei Shtylyov
2016-11-04 21:57 ` Sergei Shtylyov
[not found] ` <2368353.xfo5beGC5E-gHKXc3Y1Z8zGSmamagVegGFoWSdPRAKMAL8bYrjMMd8@public.gmane.org>
2016-11-04 21:44 ` [PATCH v2 01/11] ARM: shmobile: r8a7745: add power domain index macros Sergei Shtylyov
2016-11-04 21:44 ` Sergei Shtylyov
2016-11-04 21:49 ` [PATCH v2 03/11] ARM: shmobile: r8a7745: basic SoC support Sergei Shtylyov
2016-11-04 21:49 ` Sergei Shtylyov
2016-11-04 21:49 ` Sergei Shtylyov
[not found] ` <1611958.qRQu5pdJd3-gHKXc3Y1Z8zGSmamagVegGFoWSdPRAKMAL8bYrjMMd8@public.gmane.org>
2016-11-14 15:55 ` Rob Herring
2016-11-14 15:55 ` Rob Herring
2016-11-14 15:55 ` Rob Herring
2016-11-04 21:59 ` [PATCH v2 08/11] ARM: dts: r8a7745: add IRQC support Sergei Shtylyov
2016-11-04 21:59 ` Sergei Shtylyov
2016-11-04 21:59 ` Sergei Shtylyov
2016-11-04 22:02 ` [PATCH v2 09/11] ARM: shmobile: document SK-RZG1E board Sergei Shtylyov
2016-11-14 15:56 ` Rob Herring
2016-11-04 22:04 ` [PATCH v2 10/11] ARM: dts: sk-rzg1e: initial device tree Sergei Shtylyov
2016-11-04 22:04 ` Sergei Shtylyov
2016-11-04 22:05 ` [PATCH v2 11/11] ARM: dts: sk-rzg1e: add Ether support Sergei Shtylyov
2016-11-04 22:05 ` Sergei Shtylyov
2016-11-15 17:55 ` [PATCH v2 0/11] Add R8A7745/SK-RZG1E board support Simon Horman
2016-11-15 17:55 ` Simon Horman
2018-07-17 20:08 ` [PATCH] arm64: dts: renesas: r8a77980: add INTC-EX support Sergei Shtylyov
2018-07-17 20:08 ` Sergei Shtylyov
2018-07-17 20:08 ` Sergei Shtylyov
2018-07-18 8:55 ` Geert Uytterhoeven
2018-07-18 8:55 ` Geert Uytterhoeven
2018-07-18 8:55 ` Geert Uytterhoeven
2018-07-18 9:51 ` Simon Horman
2018-07-18 9:51 ` Simon Horman
2018-07-18 9:51 ` Simon Horman
2018-07-20 19:21 ` Sergei Shtylyov [this message]
2018-07-20 19:21 ` [PATCH] arm64: dts: renesas: r8a77980: add RWDT support Sergei Shtylyov
2018-07-20 19:21 ` Sergei Shtylyov
2018-07-23 16:08 ` Simon Horman
2018-07-23 16:08 ` Simon Horman
2018-07-23 16:08 ` Simon Horman
2018-07-23 16:14 ` Sergei Shtylyov
2018-07-23 16:14 ` Sergei Shtylyov
2018-07-23 16:14 ` Sergei Shtylyov
2018-07-24 11:45 ` Simon Horman
2018-07-24 11:45 ` Simon Horman
2018-07-24 11:45 ` Simon Horman
2018-07-25 15:08 ` Sergei Shtylyov
2018-07-25 15:08 ` Sergei Shtylyov
2018-07-25 15:08 ` Sergei Shtylyov
2018-07-25 16:08 ` Simon Horman
2018-07-25 16:08 ` Simon Horman
2018-07-25 16:08 ` Simon Horman
2018-07-24 7:01 ` Geert Uytterhoeven
2018-07-24 7:01 ` Geert Uytterhoeven
2018-07-24 7:01 ` Geert Uytterhoeven
2018-07-25 16:43 ` [PATCH] arm64: dts: renesas: r8a77980: add Cortex-A53 PMU support Sergei Shtylyov
2018-07-25 16:43 ` Sergei Shtylyov
2018-07-25 17:34 ` Geert Uytterhoeven
2018-07-25 17:34 ` Geert Uytterhoeven
2018-07-25 17:34 ` Geert Uytterhoeven
2018-07-26 12:33 ` Geert Uytterhoeven
2018-07-26 12:33 ` Geert Uytterhoeven
2018-07-26 12:33 ` Geert Uytterhoeven
2018-07-26 13:53 ` Simon Horman
2018-07-26 13:53 ` Simon Horman
2018-07-26 13:53 ` Simon Horman
2018-07-26 18:51 ` [PATCH] arm64: dts: renesas: r8a77980: move IPMMU nodes Sergei Shtylyov
2018-07-26 18:51 ` Sergei Shtylyov
2018-07-31 10:24 ` Simon Horman
2018-07-31 10:24 ` Simon Horman
2018-07-31 10:24 ` Simon Horman
2018-07-30 18:22 ` [PATCH] arm64: dts: renesas: r8a779{7|8}0: move CAN clock node Sergei Shtylyov
2018-07-30 18:22 ` Sergei Shtylyov
2018-07-31 6:45 ` Geert Uytterhoeven
2018-07-31 6:45 ` Geert Uytterhoeven
2018-07-31 6:45 ` Geert Uytterhoeven
2018-07-31 10:25 ` Simon Horman
2018-07-31 10:25 ` Simon Horman
2018-07-31 10:25 ` Simon Horman
2018-08-06 19:55 ` [PATCH] arm64: dts: renesas: r8a77980: add CSI2/VIN support Sergei Shtylyov
2018-08-06 19:55 ` Sergei Shtylyov
2018-08-06 19:55 ` Sergei Shtylyov
2018-08-09 13:08 ` Simon Horman
2018-08-09 13:08 ` Simon Horman
2018-08-09 13:08 ` Simon Horman
2018-08-10 15:53 ` Sergei Shtylyov
2018-08-10 15:53 ` Sergei Shtylyov
2018-08-10 15:53 ` Sergei Shtylyov
2018-08-17 8:51 ` Simon Horman
2018-08-17 8:51 ` Simon Horman
2018-08-17 8:51 ` Simon Horman
2018-08-17 11:13 ` Sergei Shtylyov
2018-08-17 11:13 ` Sergei Shtylyov
2018-08-17 11:13 ` Sergei Shtylyov
2018-08-22 10:00 ` Simon Horman
2018-08-22 10:00 ` Simon Horman
2018-08-22 10:00 ` Simon Horman
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=175a491f-a827-4a92-1884-2f1490d38a52@cogentembedded.com \
--to=sergei.shtylyov@cogentembedded.com \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=horms@verge.net.au \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=magnus.damm@gmail.com \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.