From: Icenowy Zheng <icenowy@aosc.io> To: Maxime Ripard <maxime.ripard@free-electrons.com>, Chen-Yu Tsai <wens@csie.org>, Quentin Schulz <quentin.schulz@free-electrons.com> Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-pm@vger.kernel.org, linux-sunxi@googlegroups.com, Icenowy Zheng <icenowy@aosc.io> Subject: [PATCH 2/5] clk: sunxi-ng: allow set parent clock (PLL_CPUX) for CPUX clock on H3 Date: Sun, 9 Apr 2017 02:50:22 +0800 [thread overview] Message-ID: <20170408185025.53841-3-icenowy@aosc.io> (raw) In-Reply-To: <20170408185025.53841-1-icenowy@aosc.io> The CPUX clock, which is the main clock of the ARM core on Allwinner H3, can be adjusted by changing the frequency of the PLL_CPUX clock. Allowing setting parent clock for the CPUX clock, thus the PLL_CPUX clock can be adjusted when adjusting the CPUX clock. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> --- drivers/clk/sunxi-ng/ccu-sun8i-h3.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/sunxi-ng/ccu-sun8i-h3.c b/drivers/clk/sunxi-ng/ccu-sun8i-h3.c index 4cbc1b701b7c..90b4e26a70bc 100644 --- a/drivers/clk/sunxi-ng/ccu-sun8i-h3.c +++ b/drivers/clk/sunxi-ng/ccu-sun8i-h3.c @@ -135,7 +135,7 @@ static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_de_clk, "pll-de", static const char * const cpux_parents[] = { "osc32k", "osc24M", "pll-cpux" , "pll-cpux" }; static SUNXI_CCU_MUX(cpux_clk, "cpux", cpux_parents, - 0x050, 16, 2, CLK_IS_CRITICAL); + 0x050, 16, 2, CLK_IS_CRITICAL | CLK_SET_RATE_PARENT); static SUNXI_CCU_M(axi_clk, "axi", "cpux", 0x050, 0, 2, 0); -- 2.12.2
WARNING: multiple messages have this Message-ID (diff)
From: icenowy@aosc.io (Icenowy Zheng) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 2/5] clk: sunxi-ng: allow set parent clock (PLL_CPUX) for CPUX clock on H3 Date: Sun, 9 Apr 2017 02:50:22 +0800 [thread overview] Message-ID: <20170408185025.53841-3-icenowy@aosc.io> (raw) In-Reply-To: <20170408185025.53841-1-icenowy@aosc.io> The CPUX clock, which is the main clock of the ARM core on Allwinner H3, can be adjusted by changing the frequency of the PLL_CPUX clock. Allowing setting parent clock for the CPUX clock, thus the PLL_CPUX clock can be adjusted when adjusting the CPUX clock. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> --- drivers/clk/sunxi-ng/ccu-sun8i-h3.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/sunxi-ng/ccu-sun8i-h3.c b/drivers/clk/sunxi-ng/ccu-sun8i-h3.c index 4cbc1b701b7c..90b4e26a70bc 100644 --- a/drivers/clk/sunxi-ng/ccu-sun8i-h3.c +++ b/drivers/clk/sunxi-ng/ccu-sun8i-h3.c @@ -135,7 +135,7 @@ static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_de_clk, "pll-de", static const char * const cpux_parents[] = { "osc32k", "osc24M", "pll-cpux" , "pll-cpux" }; static SUNXI_CCU_MUX(cpux_clk, "cpux", cpux_parents, - 0x050, 16, 2, CLK_IS_CRITICAL); + 0x050, 16, 2, CLK_IS_CRITICAL | CLK_SET_RATE_PARENT); static SUNXI_CCU_M(axi_clk, "axi", "cpux", 0x050, 0, 2, 0); -- 2.12.2
next prev parent reply other threads:[~2017-04-08 18:52 UTC|newest] Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-04-08 18:50 [PATCH 0/5] Some Allwinner CCU tweaks and basical DVFS support for H3/H2+ Icenowy Zheng 2017-04-08 18:50 ` Icenowy Zheng 2017-04-08 18:50 ` [PATCH 1/5] clk: sunxi-ng: prevent NKMP clocks from temporarily get higher freq Icenowy Zheng 2017-04-08 18:50 ` Icenowy Zheng 2017-04-08 21:59 ` [linux-sunxi] " Ondřej Jirman 2017-04-08 21:59 ` Ondřej Jirman 2017-04-08 21:59 ` 'Ondřej Jirman' via linux-sunxi 2017-04-08 18:50 ` Icenowy Zheng [this message] 2017-04-08 18:50 ` [PATCH 2/5] clk: sunxi-ng: allow set parent clock (PLL_CPUX) for CPUX clock on H3 Icenowy Zheng 2017-04-09 1:05 ` [linux-sunxi] " Chen-Yu Tsai 2017-04-09 1:05 ` Chen-Yu Tsai 2017-04-09 1:05 ` Chen-Yu Tsai 2017-04-08 18:50 ` [PATCH 3/5] cpufreq: dt: Add support for some new Allwinner SoCs Icenowy Zheng 2017-04-08 18:50 ` Icenowy Zheng 2017-04-11 7:03 ` Viresh Kumar 2017-04-11 7:03 ` Viresh Kumar 2017-04-11 7:03 ` Viresh Kumar 2017-04-08 18:50 ` [PATCH 4/5] ARM: sun8i: h3: add operating-points-v2 table for CPU Icenowy Zheng 2017-04-08 18:50 ` Icenowy Zheng 2017-04-08 18:50 ` Icenowy Zheng 2017-04-11 9:13 ` Maxime Ripard 2017-04-11 9:13 ` Maxime Ripard 2017-04-11 9:13 ` Maxime Ripard 2017-04-11 13:28 ` icenowy 2017-04-11 13:28 ` icenowy at aosc.io 2017-04-16 20:57 ` Maxime Ripard 2017-04-16 20:57 ` Maxime Ripard 2017-04-16 20:57 ` Maxime Ripard 2017-04-16 21:00 ` Icenowy Zheng 2017-04-16 21:00 ` Icenowy Zheng 2017-04-17 7:46 ` Maxime Ripard 2017-04-17 7:46 ` Maxime Ripard 2017-04-17 7:46 ` Maxime Ripard 2017-04-16 21:06 ` icenowy 2017-04-16 21:06 ` icenowy at aosc.io 2017-04-16 21:06 ` icenowy-h8G6r0blFSE 2017-04-08 18:50 ` [PATCH 5/5] ARM: sun8i: h2+: add SY8113B regulator used by Orange Pi Zero board Icenowy Zheng 2017-04-08 18:50 ` Icenowy Zheng 2017-04-08 18:50 ` Icenowy Zheng
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20170408185025.53841-3-icenowy@aosc.io \ --to=icenowy@aosc.io \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pm@vger.kernel.org \ --cc=linux-sunxi@googlegroups.com \ --cc=maxime.ripard@free-electrons.com \ --cc=quentin.schulz@free-electrons.com \ --cc=wens@csie.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.