From: Icenowy Zheng <icenowy@aosc.io>
To: Thomas Gleixner <tglx@linutronix.de>,
Rob Herring <robh+dt@kernel.org>,
Maxime Ripard <maxime.ripard@free-electrons.com>,
Chen-Yu Tsai <wens@csie.org>, Lee Jones <lee.jones@linaro.org>,
Liam Girdwood <lgirdwood@gmail.com>
Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-sunxi@googlegroups.com, Icenowy Zheng <icenowy@aosc.io>
Subject: [PATCH v4 04/10] arm64: allwinner: a64: add NMI (R_INTC) controller on A64
Date: Tue, 25 Apr 2017 00:00:57 +0800 [thread overview]
Message-ID: <20170424160103.9447-5-icenowy@aosc.io> (raw)
In-Reply-To: <20170424160103.9447-1-icenowy@aosc.io>
Allwinner A64 SoC features a R_INTC controller, which controls the NMI
line, and this interrupt line is usually connected to the AXP PMIC.
Add support for it.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
---
Changes in v4:
- Changes it to use R_INTC binding and change node label to r_intc.
- Fixed MMIO region.
- Dropped Chen-Yu's ACK due to big change.
Changes in v2:
- Added Chen-Yu's ACK.
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
index 05ec9fc5e81f..a6566d292934 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
@@ -403,6 +403,14 @@
<GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
};
+ r_intc: interrupt-controller@1f00c00 {
+ compatible = "allwinner,sun50i-a64-r-intc";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ reg = <0x01f00c00 0x400>;
+ interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
r_ccu: clock@1f01400 {
compatible = "allwinner,sun50i-a64-r-ccu";
reg = <0x01f01400 0x100>;
--
2.12.2
WARNING: multiple messages have this Message-ID (diff)
From: Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
To: Thomas Gleixner <tglx-hfZtesqFncYOwBW4kG4KsQ@public.gmane.org>,
Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
Maxime Ripard
<maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>,
Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org>,
Lee Jones <lee.jones-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>,
Liam Girdwood <lgirdwood-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
Cc: linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org,
Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
Subject: [PATCH v4 04/10] arm64: allwinner: a64: add NMI (R_INTC) controller on A64
Date: Tue, 25 Apr 2017 00:00:57 +0800 [thread overview]
Message-ID: <20170424160103.9447-5-icenowy@aosc.io> (raw)
In-Reply-To: <20170424160103.9447-1-icenowy-h8G6r0blFSE@public.gmane.org>
Allwinner A64 SoC features a R_INTC controller, which controls the NMI
line, and this interrupt line is usually connected to the AXP PMIC.
Add support for it.
Signed-off-by: Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
---
Changes in v4:
- Changes it to use R_INTC binding and change node label to r_intc.
- Fixed MMIO region.
- Dropped Chen-Yu's ACK due to big change.
Changes in v2:
- Added Chen-Yu's ACK.
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
index 05ec9fc5e81f..a6566d292934 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
@@ -403,6 +403,14 @@
<GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
};
+ r_intc: interrupt-controller@1f00c00 {
+ compatible = "allwinner,sun50i-a64-r-intc";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ reg = <0x01f00c00 0x400>;
+ interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
r_ccu: clock@1f01400 {
compatible = "allwinner,sun50i-a64-r-ccu";
reg = <0x01f01400 0x100>;
--
2.12.2
WARNING: multiple messages have this Message-ID (diff)
From: icenowy@aosc.io (Icenowy Zheng)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v4 04/10] arm64: allwinner: a64: add NMI (R_INTC) controller on A64
Date: Tue, 25 Apr 2017 00:00:57 +0800 [thread overview]
Message-ID: <20170424160103.9447-5-icenowy@aosc.io> (raw)
In-Reply-To: <20170424160103.9447-1-icenowy@aosc.io>
Allwinner A64 SoC features a R_INTC controller, which controls the NMI
line, and this interrupt line is usually connected to the AXP PMIC.
Add support for it.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
---
Changes in v4:
- Changes it to use R_INTC binding and change node label to r_intc.
- Fixed MMIO region.
- Dropped Chen-Yu's ACK due to big change.
Changes in v2:
- Added Chen-Yu's ACK.
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
index 05ec9fc5e81f..a6566d292934 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
@@ -403,6 +403,14 @@
<GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
};
+ r_intc: interrupt-controller at 1f00c00 {
+ compatible = "allwinner,sun50i-a64-r-intc";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ reg = <0x01f00c00 0x400>;
+ interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
r_ccu: clock at 1f01400 {
compatible = "allwinner,sun50i-a64-r-ccu";
reg = <0x01f01400 0x100>;
--
2.12.2
next prev parent reply other threads:[~2017-04-24 16:06 UTC|newest]
Thread overview: 54+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-04-24 16:00 [PATCH v4 00/10] AXP803 PMIC support for Pine64 Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` [PATCH v4 01/10] arm64: allwinner: a64: enable RSB on A64 Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` [PATCH v4 02/10] irqchip/sunxi-nmi: add A64 R_INTC to the binding doc Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` [PATCH v4 03/10] irqchip/sunxi-nmi: add support for the NMI in A64 R_INTC Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:11 ` icenowy
2017-04-24 16:11 ` icenowy at aosc.io
2017-04-24 16:11 ` icenowy-h8G6r0blFSE
2017-04-24 16:00 ` Icenowy Zheng [this message]
2017-04-24 16:00 ` [PATCH v4 04/10] arm64: allwinner: a64: add NMI (R_INTC) controller on A64 Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` [PATCH v4 05/10] arm64: allwinner: a64: add AXP803 node to Pine64 device tree Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` [PATCH v4 06/10] regulator: axp20x-regulator: add support for AXP803 Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:00 ` Icenowy Zheng
2017-04-24 16:01 ` [PATCH v4 07/10] mfd: axp20x: add axp20x-regulator cell " Icenowy Zheng
2017-04-24 16:01 ` Icenowy Zheng
2017-04-24 16:01 ` Icenowy Zheng
2017-04-25 2:17 ` [linux-sunxi] " Chen-Yu Tsai
2017-04-25 2:17 ` Chen-Yu Tsai
2017-04-25 2:17 ` Chen-Yu Tsai
2017-04-25 5:47 ` [linux-sunxi] " icenowy
2017-04-25 5:47 ` icenowy at aosc.io
2017-04-25 5:47 ` icenowy-h8G6r0blFSE
2017-04-25 7:57 ` Lee Jones
2017-04-25 7:57 ` Lee Jones
2017-04-25 7:57 ` Lee Jones
2017-04-25 8:37 ` [linux-sunxi] " Icenowy Zheng
2017-04-25 8:37 ` Icenowy Zheng
2017-04-25 8:37 ` Icenowy Zheng
2017-04-24 16:01 ` [PATCH v4 08/10] arm64: allwinner: a64: add DTSI file for AXP803 PMIC Icenowy Zheng
2017-04-24 16:01 ` Icenowy Zheng
2017-04-24 16:01 ` Icenowy Zheng
2017-04-24 16:01 ` [PATCH v4 09/10] arm64: allwinner: a64: enable AXP803 regulators for Pine64 Icenowy Zheng
2017-04-24 16:01 ` Icenowy Zheng
2017-04-24 16:01 ` Icenowy Zheng
2017-04-25 9:24 ` [linux-sunxi] " Andre Przywara
2017-04-25 9:24 ` Andre Przywara
2017-04-25 9:24 ` Andre Przywara
2017-04-25 9:28 ` [linux-sunxi] " Icenowy Zheng
2017-04-25 9:28 ` Icenowy Zheng
2017-04-25 9:28 ` Icenowy Zheng
2017-04-24 16:01 ` [PATCH v4 10/10] arm64: allwinner: a64: enable Wi-Fi " Icenowy Zheng
2017-04-24 16:01 ` Icenowy Zheng
2017-04-24 16:01 ` Icenowy Zheng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170424160103.9447-5-icenowy@aosc.io \
--to=icenowy@aosc.io \
--cc=devicetree@vger.kernel.org \
--cc=lee.jones@linaro.org \
--cc=lgirdwood@gmail.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=maxime.ripard@free-electrons.com \
--cc=robh+dt@kernel.org \
--cc=tglx@linutronix.de \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.