All of lore.kernel.org
 help / color / mirror / Atom feed
From: Heiko Stuebner <heiko@sntech.de>
To: linux-rockchip@lists.infradead.org
Cc: mark.rutland@arm.com, devicetree@vger.kernel.org,
	Heiko Stuebner <heiko@sntech.de>,
	chauveau.julien@gmail.com, robh+dt@kernel.org,
	linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 6/7] ARM: dts: rockchip: add qos nodes found on rk3066 and rk3188
Date: Sun, 23 Sep 2018 17:23:55 +0200	[thread overview]
Message-ID: <20180923152356.30154-7-heiko@sntech.de> (raw)
In-Reply-To: <20180923152356.30154-1-heiko@sntech.de>

QoS nodes keep information about priorites etc on the interconnect
and loose state when the power-domain gets disabled. Therefore the
power-domain driver stores the settings of available qos nodes and
restores them when the power-domain gets enabled again.

So add the qos nodes found on the Cortex-A9 socs from Rockchip, so
that they can then be connected to the power-domains.

Signed-off-by: Heiko Stuebner <heiko@sntech.de>
---
 arch/arm/boot/dts/rk3xxx.dtsi | 40 +++++++++++++++++++++++++++++++++++
 1 file changed, 40 insertions(+)

diff --git a/arch/arm/boot/dts/rk3xxx.dtsi b/arch/arm/boot/dts/rk3xxx.dtsi
index d752dc611fd7..97307a405e60 100644
--- a/arch/arm/boot/dts/rk3xxx.dtsi
+++ b/arch/arm/boot/dts/rk3xxx.dtsi
@@ -147,6 +147,46 @@
 		status = "disabled";
 	};
 
+	qos_gpu: qos@1012d000 {
+		compatible = "syscon";
+		reg = <0x1012d000 0x20>;
+	};
+
+	qos_vpu: qos@1012e000 {
+		compatible = "syscon";
+		reg = <0x1012e000 0x20>;
+	};
+
+	qos_lcdc0: qos@1012f000 {
+		compatible = "syscon";
+		reg = <0x1012f000 0x20>;
+	};
+
+	qos_cif0: qos@1012f080 {
+		compatible = "syscon";
+		reg = <0x1012f080 0x20>;
+	};
+
+	qos_ipp: qos@1012f100 {
+		compatible = "syscon";
+		reg = <0x1012f100 0x20>;
+	};
+
+	qos_lcdc1: qos@1012f180 {
+		compatible = "syscon";
+		reg = <0x1012f180 0x20>;
+	};
+
+	qos_cif1: qos@1012f200 {
+		compatible = "syscon";
+		reg = <0x1012f200 0x20>;
+	};
+
+	qos_rga: qos@1012f280 {
+		compatible = "syscon";
+		reg = <0x1012f280 0x20>;
+	};
+
 	usb_otg: usb@10180000 {
 		compatible = "rockchip,rk3066-usb", "snps,dwc2";
 		reg = <0x10180000 0x40000>;
-- 
2.18.0

WARNING: multiple messages have this Message-ID (diff)
From: heiko@sntech.de (Heiko Stuebner)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 6/7] ARM: dts: rockchip: add qos nodes found on rk3066 and rk3188
Date: Sun, 23 Sep 2018 17:23:55 +0200	[thread overview]
Message-ID: <20180923152356.30154-7-heiko@sntech.de> (raw)
In-Reply-To: <20180923152356.30154-1-heiko@sntech.de>

QoS nodes keep information about priorites etc on the interconnect
and loose state when the power-domain gets disabled. Therefore the
power-domain driver stores the settings of available qos nodes and
restores them when the power-domain gets enabled again.

So add the qos nodes found on the Cortex-A9 socs from Rockchip, so
that they can then be connected to the power-domains.

Signed-off-by: Heiko Stuebner <heiko@sntech.de>
---
 arch/arm/boot/dts/rk3xxx.dtsi | 40 +++++++++++++++++++++++++++++++++++
 1 file changed, 40 insertions(+)

diff --git a/arch/arm/boot/dts/rk3xxx.dtsi b/arch/arm/boot/dts/rk3xxx.dtsi
index d752dc611fd7..97307a405e60 100644
--- a/arch/arm/boot/dts/rk3xxx.dtsi
+++ b/arch/arm/boot/dts/rk3xxx.dtsi
@@ -147,6 +147,46 @@
 		status = "disabled";
 	};
 
+	qos_gpu: qos at 1012d000 {
+		compatible = "syscon";
+		reg = <0x1012d000 0x20>;
+	};
+
+	qos_vpu: qos at 1012e000 {
+		compatible = "syscon";
+		reg = <0x1012e000 0x20>;
+	};
+
+	qos_lcdc0: qos at 1012f000 {
+		compatible = "syscon";
+		reg = <0x1012f000 0x20>;
+	};
+
+	qos_cif0: qos at 1012f080 {
+		compatible = "syscon";
+		reg = <0x1012f080 0x20>;
+	};
+
+	qos_ipp: qos at 1012f100 {
+		compatible = "syscon";
+		reg = <0x1012f100 0x20>;
+	};
+
+	qos_lcdc1: qos at 1012f180 {
+		compatible = "syscon";
+		reg = <0x1012f180 0x20>;
+	};
+
+	qos_cif1: qos at 1012f200 {
+		compatible = "syscon";
+		reg = <0x1012f200 0x20>;
+	};
+
+	qos_rga: qos at 1012f280 {
+		compatible = "syscon";
+		reg = <0x1012f280 0x20>;
+	};
+
 	usb_otg: usb at 10180000 {
 		compatible = "rockchip,rk3066-usb", "snps,dwc2";
 		reg = <0x10180000 0x40000>;
-- 
2.18.0

  parent reply	other threads:[~2018-09-23 15:23 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-09-23 15:23 [PATCH v2 0/7] ARM: rockchip: add power-domains for Cortex-A9 socs Heiko Stuebner
2018-09-23 15:23 ` Heiko Stuebner
     [not found] ` <20180923152356.30154-1-heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org>
2018-09-23 15:23   ` [PATCH v2 1/7] dt-bindings: add power-domain header for RK3188 SoCs Heiko Stuebner
2018-09-23 15:23     ` Heiko Stuebner
     [not found]     ` <20180923152356.30154-2-heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org>
2018-10-12 16:57       ` Rob Herring
2018-10-12 16:57         ` Rob Herring
2018-09-23 15:23   ` [PATCH v2 2/7] dt-bindings: add power-domain header for RK3066 SoCs Heiko Stuebner
2018-09-23 15:23     ` Heiko Stuebner
2018-09-23 15:23   ` [PATCH v2 4/7] soc: rockchip: power-domain: add rk3188 powerdomains Heiko Stuebner
2018-09-23 15:23     ` Heiko Stuebner
2018-09-23 15:23   ` [PATCH v2 5/7] soc: rockchip: power-domain: add rk3066 powerdomains Heiko Stuebner
2018-09-23 15:23     ` Heiko Stuebner
2018-09-23 15:23 ` [PATCH v2 3/7] dt-bindings: add compatibles for rk3066/rk3188 power controllers Heiko Stuebner
2018-09-23 15:23   ` Heiko Stuebner
     [not found]   ` <20180923152356.30154-4-heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org>
2018-10-12 16:58     ` Rob Herring
2018-10-12 16:58       ` Rob Herring
2018-09-23 15:23 ` Heiko Stuebner [this message]
2018-09-23 15:23   ` [PATCH v2 6/7] ARM: dts: rockchip: add qos nodes found on rk3066 and rk3188 Heiko Stuebner
2018-09-23 15:23 ` [PATCH v2 7/7] ARM: dts: rockchip: add rk3066/rk3188 power-domains Heiko Stuebner
2018-09-23 15:23   ` Heiko Stuebner

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180923152356.30154-7-heiko@sntech.de \
    --to=heiko@sntech.de \
    --cc=chauveau.julien@gmail.com \
    --cc=devicetree@vger.kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-rockchip@lists.infradead.org \
    --cc=mark.rutland@arm.com \
    --cc=robh+dt@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.