From: Daoyuan Huang <daoyuan.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
To: hans.verkuil-FYB4Gu1CFyUAvxtiuMwx3w@public.gmane.org,
laurent.pinchart+renesas-ryLnwIuWjnjg/C1BVhZhaw@public.gmane.org,
tfiga-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org,
matthias.bgg-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org,
mchehab-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org
Cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
Sean.Cheng-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org,
Rynn.Wu-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org,
srv_heupstream-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org,
daoyuan huang
<daoyuan.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>,
holmes.chiou-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org,
Jerry-ch.Chen-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org,
jungo.lin-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org,
sj.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org,
yuzhao-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org,
linux-mediatek-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
Ping-Hsun Wu
<ping-hsun.wu-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>,
zwisler-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org,
christie.yu-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org,
frederic.chen-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
linux-media-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Subject: [RFC v2 2/4] dts: arm64: mt8183: Add Mediatek MDP3 nodes
Date: Thu, 16 May 2019 11:23:30 +0800 [thread overview]
Message-ID: <20190516032332.56844-3-daoyuan.huang@mediatek.com> (raw)
In-Reply-To: <20190516032332.56844-1-daoyuan.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
From: daoyuan huang <daoyuan.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
Add device nodes for Media Data Path 3 (MDP3) modules.
Signed-off-by: Ping-Hsun Wu <ping-hsun.wu-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
Signed-off-by: daoyuan huang <daoyuan.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
---
arch/arm64/boot/dts/mediatek/mt8183.dtsi | 173 +++++++++++++++++++++++
1 file changed, 173 insertions(+)
diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
index c3a516e63141..e3e4c3bcd7b6 100644
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
@@ -418,14 +418,187 @@
mmsys: syscon@14000000 {
compatible = "mediatek,mt8183-mmsys", "syscon";
reg = <0 0x14000000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0 0x1000>;
#clock-cells = <1>;
};
+ mdp_camin@14000000 {
+ compatible = "mediatek,mt8183-mdp-dl";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14000000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_DL_TXCK>,
+ <&mmsys CLK_MM_MDP_DL_RX>;
+ };
+
+ mdp_camin2@14000000 {
+ compatible = "mediatek,mt8183-mdp-dl";
+ mediatek,mdp-id = <1>;
+ reg = <0 0x14000000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0 0x1000>;
+ clocks = <&mmsys CLK_MM_IPU_DL_TXCK>,
+ <&mmsys CLK_MM_IPU_DL_RX>;
+ };
+
+ mdp_rdma0: mdp_rdma0@14001000 {
+ compatible = "mediatek,mt8183-mdp-rdma",
+ "mediatek,mt8183-mdp3";
+ mediatek,vpu = <&vpu>;
+ mediatek,scp = <&scp>;
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14001000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x1000 0x1000>;
+ power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>;
+ clocks = <&mmsys CLK_MM_MDP_RDMA0>,
+ <&mmsys CLK_MM_MDP_RSZ1>;
+ iommus = <&iommu M4U_PORT_MDP_RDMA0>;
+ mediatek,larb = <&larb0>;
+ mediatek,mmsys = <&mmsys>;
+ mediatek,mm-mutex = <&mutex>;
+ mediatek,mailbox-gce = <&gce>;
+ mboxes = <&gce 20 0 CMDQ_THR_PRIO_LOWEST>,
+ <&gce 21 0 CMDQ_THR_PRIO_LOWEST>,
+ <&gce 22 0 CMDQ_THR_PRIO_LOWEST>,
+ <&gce 23 0 CMDQ_THR_PRIO_LOWEST>;
+ gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
+ <&gce 0x14010000 SUBSYS_1401XXXX>,
+ <&gce 0x14020000 SUBSYS_1402XXXX>,
+ <&gce 0x15020000 SUBSYS_1502XXXX>;
+ mediatek,gce-event-names = "rdma0_sof",
+ "rsz0_sof",
+ "rsz1_sof",
+ "tdshp0_sof",
+ "wrot0_sof",
+ "wdma0_sof",
+ "rdma0_done",
+ "wrot0_done",
+ "wdma0_done",
+ "isp_p2_0_done",
+ "isp_p2_1_done",
+ "isp_p2_2_done",
+ "isp_p2_3_done",
+ "isp_p2_4_done",
+ "isp_p2_5_done",
+ "isp_p2_6_done",
+ "isp_p2_7_done",
+ "isp_p2_8_done",
+ "isp_p2_9_done",
+ "isp_p2_10_done",
+ "isp_p2_11_done",
+ "isp_p2_12_done",
+ "isp_p2_13_done",
+ "isp_p2_14_done",
+ "wpe_done",
+ "wpe_b_done";
+ mediatek,gce-events = <&gce CMDQ_EVENT_MDP_RDMA0_SOF>,
+ <&gce CMDQ_EVENT_MDP_RSZ0_SOF>,
+ <&gce CMDQ_EVENT_MDP_RSZ1_SOF>,
+ <&gce CMDQ_EVENT_MDP_TDSHP_SOF>,
+ <&gce CMDQ_EVENT_MDP_WROT0_SOF>,
+ <&gce CMDQ_EVENT_MDP_WDMA0_SOF>,
+ <&gce CMDQ_EVENT_MDP_RDMA0_EOF>,
+ <&gce CMDQ_EVENT_MDP_WROT0_EOF>,
+ <&gce CMDQ_EVENT_MDP_WDMA0_EOF>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_0>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_1>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_2>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_3>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_4>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_5>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_6>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_7>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_8>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_9>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_10>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_11>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_12>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_13>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_14>,
+ <&gce CMDQ_EVENT_WPE_A_DONE>,
+ <&gce CMDQ_EVENT_SPE_B_DONE>;
+ };
+
+ mdp_imgi@15020000 {
+ compatible = "mediatek,mt8183-mdp-imgi";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x15020000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1502XXXX 0 0x1000>;
+ };
+
+ mdp_img2o@15020000 {
+ compatible = "mediatek,mt8183-mdp-exto";
+ mediatek,mdp-id = <1>;
+ };
+
+ mdp_rsz0: mdp_rsz0@14003000 {
+ compatible = "mediatek,mt8183-mdp-rsz";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14003000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x3000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_RSZ0>;
+ };
+
+ mdp_rsz1: mdp_rsz1@14004000 {
+ compatible = "mediatek,mt8183-mdp-rsz";
+ mediatek,mdp-id = <1>;
+ reg = <0 0x14004000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x4000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_RSZ1>;
+ };
+
+ mdp_wrot0: mdp_wrot0@14005000 {
+ compatible = "mediatek,mt8183-mdp-wrot";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14005000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x5000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_WROT0>;
+ iommus = <&iommu M4U_PORT_MDP_WROT0>;
+ mediatek,larb = <&larb0>;
+ };
+
+ mdp_path0_sout@14005000 {
+ compatible = "mediatek,mt8183-mdp-path";
+ mediatek,mdp-id = <0>;
+ };
+
+ mdp_wdma: mdp_wdma@14006000 {
+ compatible = "mediatek,mt8183-mdp-wdma";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14006000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x6000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_WDMA0>;
+ iommus = <&iommu M4U_PORT_MDP_WDMA0>;
+ mediatek,larb = <&larb0>;
+ };
+
+ mdp_path1_sout@14006000 {
+ compatible = "mediatek,mt8183-mdp-path";
+ mediatek,mdp-id = <1>;
+ };
+
smi_common: smi@14019000 {
compatible = "mediatek,mt8183-smi-common", "syscon";
reg = <0 0x14019000 0 0x1000>;
};
+ mdp_ccorr: mdp_ccorr@1401c000 {
+ compatible = "mediatek,mt8183-mdp-ccorr";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x1401c000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1401XXXX 0xc000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_CCORR>;
+ };
+
imgsys: syscon@15020000 {
compatible = "mediatek,mt8183-imgsys", "syscon";
reg = <0 0x15020000 0 0x1000>;
--
2.18.0
WARNING: multiple messages have this Message-ID (diff)
From: Daoyuan Huang <daoyuan.huang@mediatek.com>
To: <hans.verkuil@cisco.com>,
<laurent.pinchart+renesas@ideasonboard.com>, <tfiga@chromium.org>,
<matthias.bgg@gmail.com>, <mchehab@kernel.org>
Cc: <yuzhao@chromium.org>, <zwisler@chromium.org>,
<linux-mediatek@lists.infradead.org>,
<linux-arm-kernel@lists.infradead.org>, <Sean.Cheng@mediatek.com>,
<sj.huang@mediatek.com>, <christie.yu@mediatek.com>,
<holmes.chiou@mediatek.com>, <frederic.chen@mediatek.com>,
<Jerry-ch.Chen@mediatek.com>, <jungo.lin@mediatek.com>,
<Rynn.Wu@mediatek.com>, <linux-media@vger.kernel.org>,
<srv_heupstream@mediatek.com>, <devicetree@vger.kernel.org>,
daoyuan huang <daoyuan.huang@mediatek.com>,
Ping-Hsun Wu <ping-hsun.wu@mediatek.com>
Subject: [RFC v2 2/4] dts: arm64: mt8183: Add Mediatek MDP3 nodes
Date: Thu, 16 May 2019 11:23:30 +0800 [thread overview]
Message-ID: <20190516032332.56844-3-daoyuan.huang@mediatek.com> (raw)
In-Reply-To: <20190516032332.56844-1-daoyuan.huang@mediatek.com>
From: daoyuan huang <daoyuan.huang@mediatek.com>
Add device nodes for Media Data Path 3 (MDP3) modules.
Signed-off-by: Ping-Hsun Wu <ping-hsun.wu@mediatek.com>
Signed-off-by: daoyuan huang <daoyuan.huang@mediatek.com>
---
arch/arm64/boot/dts/mediatek/mt8183.dtsi | 173 +++++++++++++++++++++++
1 file changed, 173 insertions(+)
diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
index c3a516e63141..e3e4c3bcd7b6 100644
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
@@ -418,14 +418,187 @@
mmsys: syscon@14000000 {
compatible = "mediatek,mt8183-mmsys", "syscon";
reg = <0 0x14000000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0 0x1000>;
#clock-cells = <1>;
};
+ mdp_camin@14000000 {
+ compatible = "mediatek,mt8183-mdp-dl";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14000000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_DL_TXCK>,
+ <&mmsys CLK_MM_MDP_DL_RX>;
+ };
+
+ mdp_camin2@14000000 {
+ compatible = "mediatek,mt8183-mdp-dl";
+ mediatek,mdp-id = <1>;
+ reg = <0 0x14000000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0 0x1000>;
+ clocks = <&mmsys CLK_MM_IPU_DL_TXCK>,
+ <&mmsys CLK_MM_IPU_DL_RX>;
+ };
+
+ mdp_rdma0: mdp_rdma0@14001000 {
+ compatible = "mediatek,mt8183-mdp-rdma",
+ "mediatek,mt8183-mdp3";
+ mediatek,vpu = <&vpu>;
+ mediatek,scp = <&scp>;
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14001000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x1000 0x1000>;
+ power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>;
+ clocks = <&mmsys CLK_MM_MDP_RDMA0>,
+ <&mmsys CLK_MM_MDP_RSZ1>;
+ iommus = <&iommu M4U_PORT_MDP_RDMA0>;
+ mediatek,larb = <&larb0>;
+ mediatek,mmsys = <&mmsys>;
+ mediatek,mm-mutex = <&mutex>;
+ mediatek,mailbox-gce = <&gce>;
+ mboxes = <&gce 20 0 CMDQ_THR_PRIO_LOWEST>,
+ <&gce 21 0 CMDQ_THR_PRIO_LOWEST>,
+ <&gce 22 0 CMDQ_THR_PRIO_LOWEST>,
+ <&gce 23 0 CMDQ_THR_PRIO_LOWEST>;
+ gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
+ <&gce 0x14010000 SUBSYS_1401XXXX>,
+ <&gce 0x14020000 SUBSYS_1402XXXX>,
+ <&gce 0x15020000 SUBSYS_1502XXXX>;
+ mediatek,gce-event-names = "rdma0_sof",
+ "rsz0_sof",
+ "rsz1_sof",
+ "tdshp0_sof",
+ "wrot0_sof",
+ "wdma0_sof",
+ "rdma0_done",
+ "wrot0_done",
+ "wdma0_done",
+ "isp_p2_0_done",
+ "isp_p2_1_done",
+ "isp_p2_2_done",
+ "isp_p2_3_done",
+ "isp_p2_4_done",
+ "isp_p2_5_done",
+ "isp_p2_6_done",
+ "isp_p2_7_done",
+ "isp_p2_8_done",
+ "isp_p2_9_done",
+ "isp_p2_10_done",
+ "isp_p2_11_done",
+ "isp_p2_12_done",
+ "isp_p2_13_done",
+ "isp_p2_14_done",
+ "wpe_done",
+ "wpe_b_done";
+ mediatek,gce-events = <&gce CMDQ_EVENT_MDP_RDMA0_SOF>,
+ <&gce CMDQ_EVENT_MDP_RSZ0_SOF>,
+ <&gce CMDQ_EVENT_MDP_RSZ1_SOF>,
+ <&gce CMDQ_EVENT_MDP_TDSHP_SOF>,
+ <&gce CMDQ_EVENT_MDP_WROT0_SOF>,
+ <&gce CMDQ_EVENT_MDP_WDMA0_SOF>,
+ <&gce CMDQ_EVENT_MDP_RDMA0_EOF>,
+ <&gce CMDQ_EVENT_MDP_WROT0_EOF>,
+ <&gce CMDQ_EVENT_MDP_WDMA0_EOF>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_0>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_1>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_2>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_3>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_4>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_5>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_6>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_7>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_8>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_9>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_10>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_11>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_12>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_13>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_14>,
+ <&gce CMDQ_EVENT_WPE_A_DONE>,
+ <&gce CMDQ_EVENT_SPE_B_DONE>;
+ };
+
+ mdp_imgi@15020000 {
+ compatible = "mediatek,mt8183-mdp-imgi";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x15020000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1502XXXX 0 0x1000>;
+ };
+
+ mdp_img2o@15020000 {
+ compatible = "mediatek,mt8183-mdp-exto";
+ mediatek,mdp-id = <1>;
+ };
+
+ mdp_rsz0: mdp_rsz0@14003000 {
+ compatible = "mediatek,mt8183-mdp-rsz";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14003000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x3000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_RSZ0>;
+ };
+
+ mdp_rsz1: mdp_rsz1@14004000 {
+ compatible = "mediatek,mt8183-mdp-rsz";
+ mediatek,mdp-id = <1>;
+ reg = <0 0x14004000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x4000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_RSZ1>;
+ };
+
+ mdp_wrot0: mdp_wrot0@14005000 {
+ compatible = "mediatek,mt8183-mdp-wrot";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14005000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x5000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_WROT0>;
+ iommus = <&iommu M4U_PORT_MDP_WROT0>;
+ mediatek,larb = <&larb0>;
+ };
+
+ mdp_path0_sout@14005000 {
+ compatible = "mediatek,mt8183-mdp-path";
+ mediatek,mdp-id = <0>;
+ };
+
+ mdp_wdma: mdp_wdma@14006000 {
+ compatible = "mediatek,mt8183-mdp-wdma";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14006000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x6000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_WDMA0>;
+ iommus = <&iommu M4U_PORT_MDP_WDMA0>;
+ mediatek,larb = <&larb0>;
+ };
+
+ mdp_path1_sout@14006000 {
+ compatible = "mediatek,mt8183-mdp-path";
+ mediatek,mdp-id = <1>;
+ };
+
smi_common: smi@14019000 {
compatible = "mediatek,mt8183-smi-common", "syscon";
reg = <0 0x14019000 0 0x1000>;
};
+ mdp_ccorr: mdp_ccorr@1401c000 {
+ compatible = "mediatek,mt8183-mdp-ccorr";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x1401c000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1401XXXX 0xc000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_CCORR>;
+ };
+
imgsys: syscon@15020000 {
compatible = "mediatek,mt8183-imgsys", "syscon";
reg = <0 0x15020000 0 0x1000>;
--
2.18.0
WARNING: multiple messages have this Message-ID (diff)
From: Daoyuan Huang <daoyuan.huang@mediatek.com>
To: <hans.verkuil@cisco.com>,
<laurent.pinchart+renesas@ideasonboard.com>, <tfiga@chromium.org>,
<matthias.bgg@gmail.com>, <mchehab@kernel.org>
Cc: devicetree@vger.kernel.org, Sean.Cheng@mediatek.com,
Rynn.Wu@mediatek.com, srv_heupstream@mediatek.com,
daoyuan huang <daoyuan.huang@mediatek.com>,
holmes.chiou@mediatek.com, Jerry-ch.Chen@mediatek.com,
jungo.lin@mediatek.com, sj.huang@mediatek.com,
yuzhao@chromium.org, linux-mediatek@lists.infradead.org,
Ping-Hsun Wu <ping-hsun.wu@mediatek.com>,
zwisler@chromium.org, christie.yu@mediatek.com,
frederic.chen@mediatek.com, linux-arm-kernel@lists.infradead.org,
linux-media@vger.kernel.org
Subject: [RFC v2 2/4] dts: arm64: mt8183: Add Mediatek MDP3 nodes
Date: Thu, 16 May 2019 11:23:30 +0800 [thread overview]
Message-ID: <20190516032332.56844-3-daoyuan.huang@mediatek.com> (raw)
In-Reply-To: <20190516032332.56844-1-daoyuan.huang@mediatek.com>
From: daoyuan huang <daoyuan.huang@mediatek.com>
Add device nodes for Media Data Path 3 (MDP3) modules.
Signed-off-by: Ping-Hsun Wu <ping-hsun.wu@mediatek.com>
Signed-off-by: daoyuan huang <daoyuan.huang@mediatek.com>
---
arch/arm64/boot/dts/mediatek/mt8183.dtsi | 173 +++++++++++++++++++++++
1 file changed, 173 insertions(+)
diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
index c3a516e63141..e3e4c3bcd7b6 100644
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
@@ -418,14 +418,187 @@
mmsys: syscon@14000000 {
compatible = "mediatek,mt8183-mmsys", "syscon";
reg = <0 0x14000000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0 0x1000>;
#clock-cells = <1>;
};
+ mdp_camin@14000000 {
+ compatible = "mediatek,mt8183-mdp-dl";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14000000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_DL_TXCK>,
+ <&mmsys CLK_MM_MDP_DL_RX>;
+ };
+
+ mdp_camin2@14000000 {
+ compatible = "mediatek,mt8183-mdp-dl";
+ mediatek,mdp-id = <1>;
+ reg = <0 0x14000000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0 0x1000>;
+ clocks = <&mmsys CLK_MM_IPU_DL_TXCK>,
+ <&mmsys CLK_MM_IPU_DL_RX>;
+ };
+
+ mdp_rdma0: mdp_rdma0@14001000 {
+ compatible = "mediatek,mt8183-mdp-rdma",
+ "mediatek,mt8183-mdp3";
+ mediatek,vpu = <&vpu>;
+ mediatek,scp = <&scp>;
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14001000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x1000 0x1000>;
+ power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>;
+ clocks = <&mmsys CLK_MM_MDP_RDMA0>,
+ <&mmsys CLK_MM_MDP_RSZ1>;
+ iommus = <&iommu M4U_PORT_MDP_RDMA0>;
+ mediatek,larb = <&larb0>;
+ mediatek,mmsys = <&mmsys>;
+ mediatek,mm-mutex = <&mutex>;
+ mediatek,mailbox-gce = <&gce>;
+ mboxes = <&gce 20 0 CMDQ_THR_PRIO_LOWEST>,
+ <&gce 21 0 CMDQ_THR_PRIO_LOWEST>,
+ <&gce 22 0 CMDQ_THR_PRIO_LOWEST>,
+ <&gce 23 0 CMDQ_THR_PRIO_LOWEST>;
+ gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
+ <&gce 0x14010000 SUBSYS_1401XXXX>,
+ <&gce 0x14020000 SUBSYS_1402XXXX>,
+ <&gce 0x15020000 SUBSYS_1502XXXX>;
+ mediatek,gce-event-names = "rdma0_sof",
+ "rsz0_sof",
+ "rsz1_sof",
+ "tdshp0_sof",
+ "wrot0_sof",
+ "wdma0_sof",
+ "rdma0_done",
+ "wrot0_done",
+ "wdma0_done",
+ "isp_p2_0_done",
+ "isp_p2_1_done",
+ "isp_p2_2_done",
+ "isp_p2_3_done",
+ "isp_p2_4_done",
+ "isp_p2_5_done",
+ "isp_p2_6_done",
+ "isp_p2_7_done",
+ "isp_p2_8_done",
+ "isp_p2_9_done",
+ "isp_p2_10_done",
+ "isp_p2_11_done",
+ "isp_p2_12_done",
+ "isp_p2_13_done",
+ "isp_p2_14_done",
+ "wpe_done",
+ "wpe_b_done";
+ mediatek,gce-events = <&gce CMDQ_EVENT_MDP_RDMA0_SOF>,
+ <&gce CMDQ_EVENT_MDP_RSZ0_SOF>,
+ <&gce CMDQ_EVENT_MDP_RSZ1_SOF>,
+ <&gce CMDQ_EVENT_MDP_TDSHP_SOF>,
+ <&gce CMDQ_EVENT_MDP_WROT0_SOF>,
+ <&gce CMDQ_EVENT_MDP_WDMA0_SOF>,
+ <&gce CMDQ_EVENT_MDP_RDMA0_EOF>,
+ <&gce CMDQ_EVENT_MDP_WROT0_EOF>,
+ <&gce CMDQ_EVENT_MDP_WDMA0_EOF>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_0>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_1>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_2>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_3>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_4>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_5>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_6>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_7>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_8>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_9>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_10>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_11>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_12>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_13>,
+ <&gce CMDQ_EVENT_ISP_FRAME_DONE_P2_14>,
+ <&gce CMDQ_EVENT_WPE_A_DONE>,
+ <&gce CMDQ_EVENT_SPE_B_DONE>;
+ };
+
+ mdp_imgi@15020000 {
+ compatible = "mediatek,mt8183-mdp-imgi";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x15020000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1502XXXX 0 0x1000>;
+ };
+
+ mdp_img2o@15020000 {
+ compatible = "mediatek,mt8183-mdp-exto";
+ mediatek,mdp-id = <1>;
+ };
+
+ mdp_rsz0: mdp_rsz0@14003000 {
+ compatible = "mediatek,mt8183-mdp-rsz";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14003000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x3000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_RSZ0>;
+ };
+
+ mdp_rsz1: mdp_rsz1@14004000 {
+ compatible = "mediatek,mt8183-mdp-rsz";
+ mediatek,mdp-id = <1>;
+ reg = <0 0x14004000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x4000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_RSZ1>;
+ };
+
+ mdp_wrot0: mdp_wrot0@14005000 {
+ compatible = "mediatek,mt8183-mdp-wrot";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14005000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x5000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_WROT0>;
+ iommus = <&iommu M4U_PORT_MDP_WROT0>;
+ mediatek,larb = <&larb0>;
+ };
+
+ mdp_path0_sout@14005000 {
+ compatible = "mediatek,mt8183-mdp-path";
+ mediatek,mdp-id = <0>;
+ };
+
+ mdp_wdma: mdp_wdma@14006000 {
+ compatible = "mediatek,mt8183-mdp-wdma";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x14006000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1400XXXX 0x6000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_WDMA0>;
+ iommus = <&iommu M4U_PORT_MDP_WDMA0>;
+ mediatek,larb = <&larb0>;
+ };
+
+ mdp_path1_sout@14006000 {
+ compatible = "mediatek,mt8183-mdp-path";
+ mediatek,mdp-id = <1>;
+ };
+
smi_common: smi@14019000 {
compatible = "mediatek,mt8183-smi-common", "syscon";
reg = <0 0x14019000 0 0x1000>;
};
+ mdp_ccorr: mdp_ccorr@1401c000 {
+ compatible = "mediatek,mt8183-mdp-ccorr";
+ mediatek,mdp-id = <0>;
+ reg = <0 0x1401c000 0 0x1000>;
+ mediatek,gce-client-reg =
+ <&gce SUBSYS_1401XXXX 0xc000 0x1000>;
+ clocks = <&mmsys CLK_MM_MDP_CCORR>;
+ };
+
imgsys: syscon@15020000 {
compatible = "mediatek,mt8183-imgsys", "syscon";
reg = <0 0x15020000 0 0x1000>;
--
2.18.0
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2019-05-16 3:23 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-16 3:23 [RFC v2 0/4] media: mediatek: support mdp3 on mt8183 platform Daoyuan Huang
2019-05-16 3:23 ` Daoyuan Huang
2019-05-16 3:23 ` Daoyuan Huang
[not found] ` <20190516032332.56844-1-daoyuan.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
2019-05-16 3:23 ` [RFC v2 1/4] dt-binding: mt8183: Add Mediatek MDP3 dt-bindings Daoyuan Huang
2019-05-16 3:23 ` Daoyuan Huang
2019-05-16 3:23 ` Daoyuan Huang
2019-06-13 21:25 ` Rob Herring
2019-06-13 21:25 ` Rob Herring
2019-06-13 21:25 ` Rob Herring
2019-05-16 3:23 ` Daoyuan Huang [this message]
2019-05-16 3:23 ` [RFC v2 2/4] dts: arm64: mt8183: Add Mediatek MDP3 nodes Daoyuan Huang
2019-05-16 3:23 ` Daoyuan Huang
2019-05-16 3:23 ` [RFC v2 4/4] media: platform: mtk-mdp3: Add Mediatek MDP3 driver Daoyuan Huang
2019-05-16 3:23 ` Daoyuan Huang
2019-06-04 11:20 ` Tomasz Figa
2019-06-04 11:20 ` Tomasz Figa
2019-06-04 11:20 ` Tomasz Figa
2019-06-11 9:20 ` Daoyuan Huang
2019-06-11 9:20 ` Daoyuan Huang
2019-06-11 9:20 ` Daoyuan Huang
2019-06-11 10:11 ` Tomasz Figa
2019-06-11 10:11 ` Tomasz Figa
2019-06-11 10:11 ` Tomasz Figa
2019-06-20 4:48 ` Alexandre Courbot
2019-06-20 4:48 ` Alexandre Courbot
2019-06-20 4:48 ` Alexandre Courbot
2019-06-26 4:41 ` Tomasz Figa
2019-06-26 4:41 ` Tomasz Figa
2019-06-26 4:41 ` Tomasz Figa
[not found] ` <20190516032332.56844-5-daoyuan.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
2019-06-20 4:47 ` Alexandre Courbot
2019-06-20 4:47 ` Alexandre Courbot
2019-05-16 3:23 ` [RFC v2 3/4] media: platform: Add Mediatek MDP3 driver KConfig Daoyuan Huang
2019-05-16 3:23 ` Daoyuan Huang
2019-05-16 3:23 ` Daoyuan Huang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190516032332.56844-3-daoyuan.huang@mediatek.com \
--to=daoyuan.huang-nus5lvnupcjwk0htik3j/w@public.gmane.org \
--cc=Jerry-ch.Chen-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org \
--cc=Rynn.Wu-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org \
--cc=Sean.Cheng-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org \
--cc=christie.yu-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org \
--cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=frederic.chen-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org \
--cc=hans.verkuil-FYB4Gu1CFyUAvxtiuMwx3w@public.gmane.org \
--cc=holmes.chiou-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org \
--cc=jungo.lin-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org \
--cc=laurent.pinchart+renesas-ryLnwIuWjnjg/C1BVhZhaw@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-media-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-mediatek-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=matthias.bgg-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
--cc=mchehab-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
--cc=ping-hsun.wu-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org \
--cc=sj.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org \
--cc=srv_heupstream-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org \
--cc=tfiga-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org \
--cc=yuzhao-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org \
--cc=zwisler-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.