From: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
To: linux-mips@vger.kernel.org, devicetree@vger.kernel.org,
john@phrozen.org, kishon@ti.com, robh+dt@kernel.org
Cc: linux-kernel@vger.kernel.org, hauke@hauke-m.de,
paul.burton@mips.com, ralf@linux-mips.org, mark.rutland@arm.com,
ms@dev.tdt.de,
Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Subject: [PATCH v2 0/4] Lantiq VRX200/ARX300 PCIe PHY driver
Date: Thu, 4 Jul 2019 14:23:15 +0200 [thread overview]
Message-ID: <20190704122319.8983-1-martin.blumenstingl@googlemail.com> (raw)
Various Lantiq (now Intel) SoCs contain one or more PCIe controllers
and PHYs.
This adds a driver for the PCIe PHYs found on the Lantiq VRX200 and
ARX300 SoCs. GRX390 should also be supported as far as I can tell,
but I don't have any of these devices to further verify that.
I have tested this PCIe PHY driver with the out-of-tree PCIe controller
driver in OpenWrt: [0]
dependencies for this series:
none
patches 1-3 should go through the PHY tree
patch 4 should go through the mips tree
I am aware that this series is too late for the v5.3 development cycle.
Getting review comments is still appreciated so this can be queued early
in the v5.4 development cycle.
Changes since v1 at [1]:
- many thanks to Rob for giving me many hints regarding the .yaml bindings!
- update the .yaml binding license to (GPL-2.0-only OR BSD-2-Clause)
- changed the property lantiq,rcu to type phandle
- add the optional big-endian and little-endian boolean properties
- use numeric values for the clock phandles in the example to make the
dt_binding_check build happy
- replaced two mdelay(1); with usleep_range(1000, 2000); in patch #2
(spotted and reported by Hauke off-list)
[0] https://github.com/xdarklight/openwrt/commits/lantiq-mainline-pcie-phy-20190702
[1] https://patchwork.kernel.org/cover/11028797/
Martin Blumenstingl (4):
dt-bindings: phy: add binding for the Lantiq VRX200 and ARX300 PCIe
PHYs
phy: lantiq: vrx200-pcie: add a driver for the Lantiq VRX200 PCIe PHY
phy: enable compile-testing for the Lantiq PHY drivers
MIPS: lantiq: update the clock alias' for the mainline PCIe PHY driver
.../bindings/phy/lantiq,vrx200-pcie-phy.yaml | 95 ++++
arch/mips/lantiq/xway/sysctrl.c | 16 +-
drivers/phy/Makefile | 2 +-
drivers/phy/lantiq/Kconfig | 11 +
drivers/phy/lantiq/Makefile | 1 +
drivers/phy/lantiq/phy-lantiq-vrx200-pcie.c | 494 ++++++++++++++++++
.../dt-bindings/phy/phy-lantiq-vrx200-pcie.h | 11 +
7 files changed, 621 insertions(+), 9 deletions(-)
create mode 100644 Documentation/devicetree/bindings/phy/lantiq,vrx200-pcie-phy.yaml
create mode 100644 drivers/phy/lantiq/phy-lantiq-vrx200-pcie.c
create mode 100644 include/dt-bindings/phy/phy-lantiq-vrx200-pcie.h
--
2.22.0
next reply other threads:[~2019-07-04 12:23 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-07-04 12:23 Martin Blumenstingl [this message]
2019-07-04 12:23 ` [PATCH v2 1/4] dt-bindings: phy: add binding for the Lantiq VRX200 and ARX300 PCIe PHYs Martin Blumenstingl
2019-07-05 16:20 ` Rob Herring
2019-10-02 14:36 ` Rob Herring
2019-10-07 20:18 ` Martin Blumenstingl
2019-07-04 12:23 ` [PATCH v2 2/4] phy: lantiq: vrx200-pcie: add a driver for the Lantiq VRX200 PCIe PHY Martin Blumenstingl
2019-07-04 12:23 ` [PATCH v2 3/4] phy: enable compile-testing for the Lantiq PHY drivers Martin Blumenstingl
2019-07-04 12:23 ` [PATCH v2 4/4] MIPS: lantiq: update the clock alias' for the mainline PCIe PHY driver Martin Blumenstingl
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190704122319.8983-1-martin.blumenstingl@googlemail.com \
--to=martin.blumenstingl@googlemail.com \
--cc=devicetree@vger.kernel.org \
--cc=hauke@hauke-m.de \
--cc=john@phrozen.org \
--cc=kishon@ti.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=ms@dev.tdt.de \
--cc=paul.burton@mips.com \
--cc=ralf@linux-mips.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.