[PATCH v5 01/20] KVM: RISC-V: Add KVM_REG_RISCV for ONE_REG interface

All of lore.kernel.org
 help / color / mirror / Atom feed

From: Anup Patel <Anup.Patel@wdc.com>
To: Palmer Dabbelt <palmer@sifive.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Paolo Bonzini <pbonzini@redhat.com>, Radim K <rkrcmar@redhat.com>
Cc: Daniel Lezcano <daniel.lezcano@linaro.org>,
	Thomas Gleixner <tglx@linutronix.de>,
	Atish Patra <Atish.Patra@wdc.com>,
	Alistair Francis <Alistair.Francis@wdc.com>,
	Damien Le Moal <Damien.LeMoal@wdc.com>,
	Christoph Hellwig <hch@infradead.org>,
	Anup Patel <anup@brainfault.org>,
	"kvm@vger.kernel.org" <kvm@vger.kernel.org>,
	"linux-riscv@lists.infradead.org"
	<linux-riscv@lists.infradead.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	Anup Patel <Anup.Patel@wdc.com>
Subject: [PATCH v5 01/20] KVM: RISC-V: Add KVM_REG_RISCV for ONE_REG interface
Date: Thu, 22 Aug 2019 08:42:30 +0000	[thread overview]
Message-ID: <20190822084131.114764-2-anup.patel@wdc.com> (raw)
In-Reply-To: <20190822084131.114764-1-anup.patel@wdc.com>

We will be using ONE_REG interface accessing VCPU registers from
user-space hence we add KVM_REG_RISCV for RISC-V VCPU registers.

Signed-off-by: Anup Patel <anup.patel@wdc.com>
Acked-by: Paolo Bonzini <pbonzini@redhat.com>
Reviewed-by: Paolo Bonzini <pbonzini@redhat.com>
---
 include/uapi/linux/kvm.h | 1 +
 1 file changed, 1 insertion(+)

diff --git a/include/uapi/linux/kvm.h b/include/uapi/linux/kvm.h
index 5e3f12d5359e..fcaea3c2fc7e 100644
--- a/include/uapi/linux/kvm.h
+++ b/include/uapi/linux/kvm.h
@@ -1142,6 +1142,7 @@ struct kvm_dirty_tlb {
 #define KVM_REG_S390		0x5000000000000000ULL
 #define KVM_REG_ARM64		0x6000000000000000ULL
 #define KVM_REG_MIPS		0x7000000000000000ULL
+#define KVM_REG_RISCV		0x8000000000000000ULL
 
 #define KVM_REG_SIZE_SHIFT	52
 #define KVM_REG_SIZE_MASK	0x00f0000000000000ULL
-- 
2.17.1

WARNING: multiple messages have this Message-ID (diff)

From: Anup Patel <Anup.Patel@wdc.com>
To: Palmer Dabbelt <palmer@sifive.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Paolo Bonzini <pbonzini@redhat.com>, Radim K <rkrcmar@redhat.com>
Cc: Damien Le Moal <Damien.LeMoal@wdc.com>,
	Anup Patel <Anup.Patel@wdc.com>,
	"kvm@vger.kernel.org" <kvm@vger.kernel.org>,
	Anup Patel <anup@brainfault.org>,
	Daniel Lezcano <daniel.lezcano@linaro.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	Christoph Hellwig <hch@infradead.org>,
	Atish Patra <Atish.Patra@wdc.com>,
	Alistair Francis <Alistair.Francis@wdc.com>,
	Thomas Gleixner <tglx@linutronix.de>,
	"linux-riscv@lists.infradead.org"
	<linux-riscv@lists.infradead.org>
Subject: [PATCH v5 01/20] KVM: RISC-V: Add KVM_REG_RISCV for ONE_REG interface
Date: Thu, 22 Aug 2019 08:42:30 +0000	[thread overview]
Message-ID: <20190822084131.114764-2-anup.patel@wdc.com> (raw)
In-Reply-To: <20190822084131.114764-1-anup.patel@wdc.com>

We will be using ONE_REG interface accessing VCPU registers from
user-space hence we add KVM_REG_RISCV for RISC-V VCPU registers.

Signed-off-by: Anup Patel <anup.patel@wdc.com>
Acked-by: Paolo Bonzini <pbonzini@redhat.com>
Reviewed-by: Paolo Bonzini <pbonzini@redhat.com>
---
 include/uapi/linux/kvm.h | 1 +
 1 file changed, 1 insertion(+)

diff --git a/include/uapi/linux/kvm.h b/include/uapi/linux/kvm.h
index 5e3f12d5359e..fcaea3c2fc7e 100644
--- a/include/uapi/linux/kvm.h
+++ b/include/uapi/linux/kvm.h
@@ -1142,6 +1142,7 @@ struct kvm_dirty_tlb {
 #define KVM_REG_S390		0x5000000000000000ULL
 #define KVM_REG_ARM64		0x6000000000000000ULL
 #define KVM_REG_MIPS		0x7000000000000000ULL
+#define KVM_REG_RISCV		0x8000000000000000ULL
 
 #define KVM_REG_SIZE_SHIFT	52
 #define KVM_REG_SIZE_MASK	0x00f0000000000000ULL
-- 
2.17.1


_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

next prev parent reply	other threads:[~2019-08-22  8:42 UTC|newest]

Thread overview: 122+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-08-22  8:42 [PATCH v5 00/20] KVM RISC-V Support Anup Patel
2019-08-22  8:42 ` Anup Patel
2019-08-22  8:42 ` Anup Patel [this message]
2019-08-22  8:42   ` [PATCH v5 01/20] KVM: RISC-V: Add KVM_REG_RISCV for ONE_REG interface Anup Patel
2019-08-22  8:42 ` [PATCH v5 02/20] RISC-V: Add bitmap reprensenting ISA features common across CPUs Anup Patel
2019-08-22  8:42   ` Anup Patel
2019-08-22  8:43 ` [PATCH v5 03/20] RISC-V: Export few kernel symbols Anup Patel
2019-08-22  8:43   ` Anup Patel
2019-08-22  8:43 ` [PATCH v5 04/20] RISC-V: Add hypervisor extension related CSR defines Anup Patel
2019-08-22  8:43   ` Anup Patel
2019-08-22  8:43 ` [PATCH v5 05/20] RISC-V: Add initial skeletal KVM support Anup Patel
2019-08-22  8:43   ` Anup Patel
2019-08-22  8:43 ` [PATCH v5 06/20] RISC-V: KVM: Implement VCPU create, init and destroy functions Anup Patel
2019-08-22  8:43   ` Anup Patel
2019-08-22  8:44 ` [PATCH v5 07/20] RISC-V: KVM: Implement VCPU interrupts and requests handling Anup Patel
2019-08-22  8:44   ` Anup Patel
2019-08-22  8:44 ` [PATCH v5 08/20] RISC-V: KVM: Implement KVM_GET_ONE_REG/KVM_SET_ONE_REG ioctls Anup Patel
2019-08-22  8:44   ` Anup Patel
2019-08-22 12:01   ` Alexander Graf
2019-08-22 12:01     ` Alexander Graf
2019-08-22 14:00     ` Anup Patel
2019-08-22 14:00       ` Anup Patel
2019-08-22 14:12       ` Alexander Graf
2019-08-22 14:12         ` Alexander Graf
2019-08-23 11:20         ` Anup Patel
2019-08-23 11:20           ` Anup Patel
2019-08-23 11:42           ` Graf (AWS), Alexander
2019-08-23 11:42             ` Graf (AWS), Alexander
2019-08-22 14:05     ` Anup Patel
2019-08-22 14:05       ` Anup Patel
2019-08-22  8:44 ` [PATCH v5 09/20] RISC-V: KVM: Implement VCPU world-switch Anup Patel
2019-08-22  8:44   ` Anup Patel
2019-08-22  8:44 ` [PATCH v5 10/20] RISC-V: KVM: Handle MMIO exits for VCPU Anup Patel
2019-08-22  8:44   ` Anup Patel
2019-08-22 12:10   ` Alexander Graf
2019-08-22 12:10     ` Alexander Graf
2019-08-22 12:21     ` Andrew Jones
2019-08-22 12:21       ` Andrew Jones
2019-08-22 12:27     ` Anup Patel
2019-08-22 12:27       ` Anup Patel
2019-08-22 12:14   ` Alexander Graf
2019-08-22 12:14     ` Alexander Graf
2019-08-22 12:33     ` Anup Patel
2019-08-22 12:33       ` Anup Patel
2019-08-22 13:25       ` Alexander Graf
2019-08-22 13:25         ` Alexander Graf
2019-08-22 13:55         ` Anup Patel
2019-08-22 13:55           ` Anup Patel
2019-08-22  8:45 ` [PATCH v5 11/20] RISC-V: KVM: Handle WFI " Anup Patel
2019-08-22  8:45   ` Anup Patel
2019-08-22 12:19   ` Alexander Graf
2019-08-22 12:19     ` Alexander Graf
2019-08-22 12:50     ` Anup Patel
2019-08-22 12:50       ` Anup Patel
2019-08-22  8:45 ` [PATCH v5 12/20] RISC-V: KVM: Implement VMID allocator Anup Patel
2019-08-22  8:45   ` Anup Patel
2019-08-22  8:45 ` [PATCH v5 13/20] RISC-V: KVM: Implement stage2 page table programming Anup Patel
2019-08-22  8:45   ` Anup Patel
2019-08-22 12:28   ` Alexander Graf
2019-08-22 12:28     ` Alexander Graf
2019-08-22 12:38     ` Anup Patel
2019-08-22 12:38       ` Anup Patel
2019-08-22 13:27       ` Alexander Graf
2019-08-22 13:27         ` Alexander Graf
2019-08-22 13:58         ` Anup Patel
2019-08-22 13:58           ` Anup Patel
2019-08-22 14:09           ` Alexander Graf
2019-08-22 14:09             ` Alexander Graf
2019-08-23 11:21             ` Anup Patel
2019-08-23 11:21               ` Anup Patel
2019-08-22  8:45 ` [PATCH v5 14/20] RISC-V: KVM: Implement MMU notifiers Anup Patel
2019-08-22  8:45   ` Anup Patel
2019-08-22  8:46 ` [PATCH v5 15/20] RISC-V: KVM: Add timer functionality Anup Patel
2019-08-22  8:46   ` Anup Patel
2019-08-23  7:52   ` Alexander Graf
2019-08-23  7:52     ` Alexander Graf
2019-08-23 11:04     ` Anup Patel
2019-08-23 11:04       ` Anup Patel
2019-08-23 11:33       ` Graf (AWS), Alexander
2019-08-23 11:33         ` Graf (AWS), Alexander
2019-08-23 11:46         ` Anup Patel
2019-08-23 11:46           ` Anup Patel
2019-08-23 11:49           ` Alexander Graf
2019-08-23 11:49             ` Alexander Graf
2019-08-23 12:11             ` Anup Patel
2019-08-23 12:11               ` Anup Patel
2019-08-23 12:25               ` Alexander Graf
2019-08-23 12:25                 ` Alexander Graf
2019-08-22  8:46 ` [PATCH v5 16/20] RISC-V: KVM: FP lazy save/restore Anup Patel
2019-08-22  8:46   ` Anup Patel
2019-08-22  8:46 ` [PATCH v5 17/20] RISC-V: KVM: Implement ONE REG interface for FP registers Anup Patel
2019-08-22  8:46   ` Anup Patel
2019-08-22  8:46 ` [PATCH v5 18/20] RISC-V: KVM: Add SBI v0.1 support Anup Patel
2019-08-22  8:46   ` Anup Patel
2019-08-23  8:04   ` Alexander Graf
2019-08-23  8:04     ` Alexander Graf
2019-08-23 11:17     ` Anup Patel
2019-08-23 11:17       ` Anup Patel
2019-08-23 11:38       ` Graf (AWS), Alexander
2019-08-23 11:38         ` Graf (AWS), Alexander
2019-08-23 12:00         ` Anup Patel
2019-08-23 12:00           ` Anup Patel
2019-08-23 12:19           ` Alexander Graf
2019-08-23 12:19             ` Alexander Graf
2019-08-23 12:28             ` Anup Patel
2019-08-23 12:28               ` Anup Patel
2019-08-22  8:47 ` [PATCH v5 19/20] RISC-V: Enable VIRTIO drivers in RV64 and RV32 defconfig Anup Patel
2019-08-22  8:47   ` Anup Patel
2019-08-22  8:47 ` [PATCH v5 20/20] RISC-V: KVM: Add MAINTAINERS entry Anup Patel
2019-08-22  8:47   ` Anup Patel
2019-08-23  8:08 ` [PATCH v5 00/20] KVM RISC-V Support Alexander Graf
2019-08-23  8:08   ` Alexander Graf
2019-08-23 11:25   ` Anup Patel
2019-08-23 11:25     ` Anup Patel
2019-08-23 11:44     ` Graf (AWS), Alexander
2019-08-23 11:44       ` Graf (AWS), Alexander
2019-08-23 12:10       ` Paolo Bonzini
2019-08-23 12:10         ` Paolo Bonzini
2019-08-23 12:19         ` Anup Patel
2019-08-23 12:19           ` Anup Patel
2019-08-23 12:28           ` Alexander Graf
2019-08-23 12:28             ` Alexander Graf

find likely ancestor, descendant, or conflicting patches for this message:
dfblob:5e3f12d5359 dfblob:5e3f12d5359 dfblob:fcaea3c2fc7
dfblob:fcaea3c2fc7
	(help)

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190822084131.114764-2-anup.patel@wdc.com \
    --to=anup.patel@wdc.com \
    --cc=Alistair.Francis@wdc.com \
    --cc=Atish.Patra@wdc.com \
    --cc=Damien.LeMoal@wdc.com \
    --cc=anup@brainfault.org \
    --cc=daniel.lezcano@linaro.org \
    --cc=hch@infradead.org \
    --cc=kvm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=palmer@sifive.com \
    --cc=paul.walmsley@sifive.com \
    --cc=pbonzini@redhat.com \
    --cc=rkrcmar@redhat.com \
    --cc=tglx@linutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link

Be sure your reply has a Subject: header at the top and a blank line before the message body.

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.