From: Xiaowei Bao <xiaowei.bao@nxp.com>
To: robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org,
leoyang.li@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com,
minghuan.Lian@nxp.com, mingkai.hu@nxp.com, roy.zang@nxp.com,
jingoohan1@gmail.com, gustavo.pimentel@synopsys.com,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linuxppc-dev@lists.ozlabs.org
Cc: arnd@arndb.de, gregkh@linuxfoundation.org, zhiqiang.hou@nxp.com,
Xiaowei Bao <xiaowei.bao@nxp.com>
Subject: [PATCH v3 00/11] *** SUBJECT HERE ***
Date: Mon, 2 Sep 2019 11:17:05 +0800 [thread overview]
Message-ID: <20190902031716.43195-1-xiaowei.bao@nxp.com> (raw)
*** BLURB HERE ***
Xiaowei Bao (11):
PCI: designware-ep: Add multiple PFs support for DWC
PCI: designware-ep: Add the doorbell mode of MSI-X in EP mode
PCI: designware-ep: Move the function of getting MSI capability
forward
PCI: designware-ep: Modify MSI and MSIX CAP way of finding
dt-bindings: pci: layerscape-pci: add compatible strings for ls1088a
and ls2088a
PCI: layerscape: Fix some format issue of the code
PCI: layerscape: Modify the way of getting capability with different
PEX
PCI: layerscape: Modify the MSIX to the doorbell mode
PCI: layerscape: Add EP mode support for ls1088a and ls2088a
arm64: dts: layerscape: Add PCIe EP node for ls1088a
misc: pci_endpoint_test: Add LS1088a in pci_device_id table
.../devicetree/bindings/pci/layerscape-pci.txt | 4 +-
arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi | 31 +++
drivers/misc/pci_endpoint_test.c | 1 +
drivers/pci/controller/dwc/pci-layerscape-ep.c | 100 ++++++--
drivers/pci/controller/dwc/pcie-designware-ep.c | 255 +++++++++++++++++----
drivers/pci/controller/dwc/pcie-designware.c | 59 +++--
drivers/pci/controller/dwc/pcie-designware.h | 48 +++-
7 files changed, 404 insertions(+), 94 deletions(-)
--
2.9.5
WARNING: multiple messages have this Message-ID (diff)
From: Xiaowei Bao <xiaowei.bao@nxp.com>
To: robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org,
leoyang.li@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com,
minghuan.Lian@nxp.com, mingkai.hu@nxp.com, roy.zang@nxp.com,
jingoohan1@gmail.com, gustavo.pimentel@synopsys.com,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linuxppc-dev@lists.ozlabs.org
Cc: gregkh@linuxfoundation.org, zhiqiang.hou@nxp.com,
Xiaowei Bao <xiaowei.bao@nxp.com>,
arnd@arndb.de
Subject: [PATCH v3 00/11] *** SUBJECT HERE ***
Date: Mon, 2 Sep 2019 11:17:05 +0800 [thread overview]
Message-ID: <20190902031716.43195-1-xiaowei.bao@nxp.com> (raw)
*** BLURB HERE ***
Xiaowei Bao (11):
PCI: designware-ep: Add multiple PFs support for DWC
PCI: designware-ep: Add the doorbell mode of MSI-X in EP mode
PCI: designware-ep: Move the function of getting MSI capability
forward
PCI: designware-ep: Modify MSI and MSIX CAP way of finding
dt-bindings: pci: layerscape-pci: add compatible strings for ls1088a
and ls2088a
PCI: layerscape: Fix some format issue of the code
PCI: layerscape: Modify the way of getting capability with different
PEX
PCI: layerscape: Modify the MSIX to the doorbell mode
PCI: layerscape: Add EP mode support for ls1088a and ls2088a
arm64: dts: layerscape: Add PCIe EP node for ls1088a
misc: pci_endpoint_test: Add LS1088a in pci_device_id table
.../devicetree/bindings/pci/layerscape-pci.txt | 4 +-
arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi | 31 +++
drivers/misc/pci_endpoint_test.c | 1 +
drivers/pci/controller/dwc/pci-layerscape-ep.c | 100 ++++++--
drivers/pci/controller/dwc/pcie-designware-ep.c | 255 +++++++++++++++++----
drivers/pci/controller/dwc/pcie-designware.c | 59 +++--
drivers/pci/controller/dwc/pcie-designware.h | 48 +++-
7 files changed, 404 insertions(+), 94 deletions(-)
--
2.9.5
WARNING: multiple messages have this Message-ID (diff)
From: Xiaowei Bao <xiaowei.bao@nxp.com>
To: robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org,
leoyang.li@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com,
minghuan.Lian@nxp.com, mingkai.hu@nxp.com, roy.zang@nxp.com,
jingoohan1@gmail.com, gustavo.pimentel@synopsys.com,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linuxppc-dev@lists.ozlabs.org
Cc: gregkh@linuxfoundation.org, zhiqiang.hou@nxp.com,
Xiaowei Bao <xiaowei.bao@nxp.com>,
arnd@arndb.de
Subject: [PATCH v3 00/11] *** SUBJECT HERE ***
Date: Mon, 2 Sep 2019 11:17:05 +0800 [thread overview]
Message-ID: <20190902031716.43195-1-xiaowei.bao@nxp.com> (raw)
*** BLURB HERE ***
Xiaowei Bao (11):
PCI: designware-ep: Add multiple PFs support for DWC
PCI: designware-ep: Add the doorbell mode of MSI-X in EP mode
PCI: designware-ep: Move the function of getting MSI capability
forward
PCI: designware-ep: Modify MSI and MSIX CAP way of finding
dt-bindings: pci: layerscape-pci: add compatible strings for ls1088a
and ls2088a
PCI: layerscape: Fix some format issue of the code
PCI: layerscape: Modify the way of getting capability with different
PEX
PCI: layerscape: Modify the MSIX to the doorbell mode
PCI: layerscape: Add EP mode support for ls1088a and ls2088a
arm64: dts: layerscape: Add PCIe EP node for ls1088a
misc: pci_endpoint_test: Add LS1088a in pci_device_id table
.../devicetree/bindings/pci/layerscape-pci.txt | 4 +-
arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi | 31 +++
drivers/misc/pci_endpoint_test.c | 1 +
drivers/pci/controller/dwc/pci-layerscape-ep.c | 100 ++++++--
drivers/pci/controller/dwc/pcie-designware-ep.c | 255 +++++++++++++++++----
drivers/pci/controller/dwc/pcie-designware.c | 59 +++--
drivers/pci/controller/dwc/pcie-designware.h | 48 +++-
7 files changed, 404 insertions(+), 94 deletions(-)
--
2.9.5
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2019-09-02 3:27 UTC|newest]
Thread overview: 147+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-09-02 3:17 Xiaowei Bao [this message]
2019-09-02 3:17 ` [PATCH v3 00/11] *** SUBJECT HERE *** Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` [PATCH v3 01/11] PCI: designware-ep: Add multiple PFs support for DWC Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 16:26 ` Andrew Murray
2019-09-02 16:26 ` Andrew Murray
2019-09-02 16:26 ` Andrew Murray
2019-09-03 3:43 ` Xiaowei Bao
2019-09-03 3:43 ` Xiaowei Bao
2019-09-03 3:43 ` Xiaowei Bao
2019-09-03 3:43 ` Xiaowei Bao
2019-09-26 10:29 ` Andrew Murray
2019-09-26 10:29 ` Andrew Murray
2019-09-26 10:29 ` Andrew Murray
2019-09-26 10:29 ` Andrew Murray
2019-09-26 13:38 ` Gustavo Pimentel
2019-09-26 13:38 ` Gustavo Pimentel
2019-09-26 13:38 ` Gustavo Pimentel
2019-09-26 13:38 ` Gustavo Pimentel
2019-09-02 3:17 ` [PATCH v3 02/11] PCI: designware-ep: Add the doorbell mode of MSI-X in EP mode Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` [PATCH v3 03/11] PCI: designware-ep: Move the function of getting MSI capability forward Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` [PATCH v3 04/11] PCI: designware-ep: Modify MSI and MSIX CAP way of finding Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 15:07 ` Andrew Murray
2019-09-02 15:07 ` Andrew Murray
2019-09-02 15:07 ` Andrew Murray
2019-09-03 2:33 ` Xiaowei Bao
2019-09-03 2:33 ` Xiaowei Bao
2019-09-03 2:33 ` Xiaowei Bao
2019-09-03 2:33 ` Xiaowei Bao
2019-09-02 3:17 ` [PATCH v3 05/11] dt-bindings: pci: layerscape-pci: add compatible strings for ls1088a and ls2088a Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 12:31 ` Andrew Murray
2019-09-02 12:31 ` Andrew Murray
2019-09-02 12:31 ` Andrew Murray
2019-09-03 1:33 ` Xiaowei Bao
2019-09-03 1:33 ` Xiaowei Bao
2019-09-03 1:33 ` Xiaowei Bao
2019-09-03 1:33 ` Xiaowei Bao
2019-09-02 3:17 ` [PATCH v3 06/11] PCI: layerscape: Fix some format issue of the code Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` [PATCH v3 07/11] PCI: layerscape: Modify the way of getting capability with different PEX Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 13:37 ` Andrew Murray
2019-09-02 13:37 ` Andrew Murray
2019-09-02 13:37 ` Andrew Murray
2019-09-03 2:13 ` Xiaowei Bao
2019-09-03 2:13 ` Xiaowei Bao
2019-09-03 2:13 ` Xiaowei Bao
2019-09-03 2:13 ` Xiaowei Bao
2019-09-02 3:17 ` [PATCH v3 08/11] PCI: layerscape: Modify the MSIX to the doorbell mode Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 12:01 ` Andrew Murray
2019-09-02 12:01 ` Andrew Murray
2019-09-02 12:01 ` Andrew Murray
2019-09-12 11:24 ` Gustavo Pimentel
2019-09-12 11:24 ` Gustavo Pimentel
2019-09-12 11:24 ` Gustavo Pimentel
2019-09-12 11:24 ` Gustavo Pimentel
2019-09-14 6:37 ` Xiaowei Bao
2019-09-14 6:37 ` Xiaowei Bao
2019-09-14 6:37 ` Xiaowei Bao
2019-09-16 8:54 ` Gustavo Pimentel
2019-09-16 8:54 ` Gustavo Pimentel
2019-09-16 8:54 ` Gustavo Pimentel
2019-09-16 8:54 ` Gustavo Pimentel
2019-09-02 3:17 ` [PATCH v3 09/11] PCI: layerscape: Add EP mode support for ls1088a and ls2088a Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 12:46 ` Andrew Murray
2019-09-02 12:46 ` Andrew Murray
2019-09-02 12:46 ` Andrew Murray
2019-09-03 1:47 ` Xiaowei Bao
2019-09-03 1:47 ` Xiaowei Bao
2019-09-03 1:47 ` Xiaowei Bao
2019-09-03 1:47 ` Xiaowei Bao
2019-09-12 12:49 ` Andrew Murray
2019-09-12 12:49 ` Andrew Murray
2019-09-12 12:49 ` Andrew Murray
2019-09-12 12:49 ` Andrew Murray
2019-09-14 4:10 ` Xiaowei Bao
2019-09-14 4:10 ` Xiaowei Bao
2019-09-14 4:10 ` Xiaowei Bao
2019-09-14 4:10 ` Xiaowei Bao
2019-09-16 14:37 ` Andrew Murray
2019-09-16 14:37 ` Andrew Murray
2019-09-16 14:37 ` Andrew Murray
2019-09-16 14:37 ` Andrew Murray
2019-09-18 3:17 ` Xiaowei Bao
2019-09-18 3:17 ` Xiaowei Bao
2019-09-18 3:17 ` Xiaowei Bao
2019-09-18 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` [PATCH v3 10/11] arm64: dts: layerscape: Add PCIe EP node for ls1088a Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 13:06 ` Andrew Murray
2019-09-02 13:06 ` Andrew Murray
2019-09-02 13:06 ` Andrew Murray
2019-09-03 2:01 ` Xiaowei Bao
2019-09-03 2:01 ` Xiaowei Bao
2019-09-03 2:01 ` Xiaowei Bao
2019-09-03 2:01 ` Xiaowei Bao
2019-09-12 13:01 ` Andrew Murray
2019-09-12 13:01 ` Andrew Murray
2019-09-12 13:01 ` Andrew Murray
2019-09-12 13:01 ` Andrew Murray
2019-09-14 4:15 ` Xiaowei Bao
2019-09-14 4:15 ` Xiaowei Bao
2019-09-14 4:15 ` Xiaowei Bao
2019-09-14 4:15 ` Xiaowei Bao
2019-09-02 3:17 ` [PATCH v3 11/11] misc: pci_endpoint_test: Add LS1088a in pci_device_id table Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 3:17 ` Xiaowei Bao
2019-09-02 12:54 ` Andrew Murray
2019-09-02 12:54 ` Andrew Murray
2019-09-02 12:54 ` Andrew Murray
2019-09-03 1:52 ` Xiaowei Bao
2019-09-03 1:52 ` Xiaowei Bao
2019-09-03 1:52 ` Xiaowei Bao
2019-09-03 1:52 ` Xiaowei Bao
2019-09-12 12:59 ` Andrew Murray
2019-09-12 12:59 ` Andrew Murray
2019-09-12 12:59 ` Andrew Murray
2019-09-12 12:59 ` Andrew Murray
2019-09-14 4:13 ` Xiaowei Bao
2019-09-14 4:13 ` Xiaowei Bao
2019-09-14 4:13 ` Xiaowei Bao
2019-09-14 4:13 ` Xiaowei Bao
2019-09-02 3:52 ` [PATCH v3 00/11] *** SUBJECT HERE *** Z.q. Hou
2019-09-02 3:52 ` Z.q. Hou
2019-09-02 3:52 ` Z.q. Hou
2019-09-02 3:52 ` Z.q. Hou
2019-09-02 3:54 ` Xiaowei Bao
2019-09-02 3:54 ` Xiaowei Bao
2019-09-02 3:54 ` Xiaowei Bao
2019-09-02 3:54 ` Xiaowei Bao
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190902031716.43195-1-xiaowei.bao@nxp.com \
--to=xiaowei.bao@nxp.com \
--cc=arnd@arndb.de \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=gustavo.pimentel@synopsys.com \
--cc=jingoohan1@gmail.com \
--cc=kishon@ti.com \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=mark.rutland@arm.com \
--cc=minghuan.Lian@nxp.com \
--cc=mingkai.hu@nxp.com \
--cc=robh+dt@kernel.org \
--cc=roy.zang@nxp.com \
--cc=shawnguo@kernel.org \
--cc=zhiqiang.hou@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.