From: Tero Kristo <t-kristo@ti.com> To: ssantosh@kernel.org, p.zabel@pengutronix.de, robh+dt@kernel.org, tony@atomide.com Cc: devicetree@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCHv6 01/10] dt-bindings: omap: add new binding for PRM instances Date: Thu, 19 Sep 2019 15:30:01 +0300 [thread overview] Message-ID: <20190919123001.23081-1-t-kristo@ti.com> (raw) In-Reply-To: <20190917174817.GA27938@bogus> Add new binding for OMAP PRM (Power and Reset Manager) instances. Each of these will act as a power domain controller and potentially as a reset provider. Signed-off-by: Tero Kristo <t-kristo@ti.com> --- v6: added common compatible as per request from Tony Lindgren. This is to simplify the support code in patch #10 of the series slightly .../devicetree/bindings/arm/omap/prm-inst.txt | 30 +++++++++++++++++++ 1 file changed, 30 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/omap/prm-inst.txt diff --git a/Documentation/devicetree/bindings/arm/omap/prm-inst.txt b/Documentation/devicetree/bindings/arm/omap/prm-inst.txt new file mode 100644 index 000000000000..31f8d8b44a51 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/omap/prm-inst.txt @@ -0,0 +1,30 @@ +OMAP PRM instance bindings + +Power and Reset Manager is an IP block on OMAP family of devices which +handle the power domains and their current state, and provide reset +handling for the domains and/or separate IP blocks under the power domain +hierarchy. + +Required properties: +- compatible: Must contain one of the following: + "ti,am3-prm-inst" + "ti,am4-prm-inst" + "ti,omap4-prm-inst" + "ti,omap5-prm-inst" + "ti,dra7-prm-inst" + and additionally must contain: + "ti,omap-prm-inst" +- reg: Contains PRM instance register address range + (base address and length) + +Optional properties: +- #reset-cells: Should be 1 if the PRM instance in question supports resets. + +Example: + +prm_dsp2: prm@1b00 { + compatible = "ti,omap-prm-inst", "ti,dra7-prm-inst"; + reg = <0x1b00 0x40>; + #reset-cells = <1>; + clocks = <&dsp2_clkctrl DRA7_DSP2_MMU0_DSP2_CLKCTRL 0>; +}; -- 2.17.1 -- Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki
WARNING: multiple messages have this Message-ID (diff)
From: Tero Kristo <t-kristo@ti.com> To: <ssantosh@kernel.org>, <p.zabel@pengutronix.de>, <robh+dt@kernel.org>, <tony@atomide.com> Cc: devicetree@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCHv6 01/10] dt-bindings: omap: add new binding for PRM instances Date: Thu, 19 Sep 2019 15:30:01 +0300 [thread overview] Message-ID: <20190919123001.23081-1-t-kristo@ti.com> (raw) In-Reply-To: <20190917174817.GA27938@bogus> Add new binding for OMAP PRM (Power and Reset Manager) instances. Each of these will act as a power domain controller and potentially as a reset provider. Signed-off-by: Tero Kristo <t-kristo@ti.com> --- v6: added common compatible as per request from Tony Lindgren. This is to simplify the support code in patch #10 of the series slightly .../devicetree/bindings/arm/omap/prm-inst.txt | 30 +++++++++++++++++++ 1 file changed, 30 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/omap/prm-inst.txt diff --git a/Documentation/devicetree/bindings/arm/omap/prm-inst.txt b/Documentation/devicetree/bindings/arm/omap/prm-inst.txt new file mode 100644 index 000000000000..31f8d8b44a51 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/omap/prm-inst.txt @@ -0,0 +1,30 @@ +OMAP PRM instance bindings + +Power and Reset Manager is an IP block on OMAP family of devices which +handle the power domains and their current state, and provide reset +handling for the domains and/or separate IP blocks under the power domain +hierarchy. + +Required properties: +- compatible: Must contain one of the following: + "ti,am3-prm-inst" + "ti,am4-prm-inst" + "ti,omap4-prm-inst" + "ti,omap5-prm-inst" + "ti,dra7-prm-inst" + and additionally must contain: + "ti,omap-prm-inst" +- reg: Contains PRM instance register address range + (base address and length) + +Optional properties: +- #reset-cells: Should be 1 if the PRM instance in question supports resets. + +Example: + +prm_dsp2: prm@1b00 { + compatible = "ti,omap-prm-inst", "ti,dra7-prm-inst"; + reg = <0x1b00 0x40>; + #reset-cells = <1>; + clocks = <&dsp2_clkctrl DRA7_DSP2_MMU0_DSP2_CLKCTRL 0>; +}; -- 2.17.1 -- Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2019-09-19 12:30 UTC|newest] Thread overview: 44+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-09-12 11:39 [PATCHv5 00/10] soc: ti: add OMAP PRM driver (for reset) Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-12 11:39 ` [PATCHv5 01/10] dt-bindings: omap: add new binding for PRM instances Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-17 17:48 ` Rob Herring 2019-09-17 17:48 ` Rob Herring 2019-09-19 12:30 ` Tero Kristo [this message] 2019-09-19 12:30 ` [PATCHv6 " Tero Kristo 2019-09-19 19:54 ` Rob Herring 2019-09-19 19:54 ` Rob Herring 2019-09-20 14:26 ` Tony Lindgren 2019-09-20 14:26 ` Tony Lindgren 2019-09-12 11:39 ` [PATCHv5 02/10] soc: ti: add initial PRM driver with reset control support Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-12 11:39 ` [PATCHv5 03/10] soc: ti: omap-prm: poll for reset complete during de-assert Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-12 11:39 ` [PATCHv5 04/10] soc: ti: omap-prm: add support for denying idle for reset clockdomain Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-12 11:39 ` [PATCHv5 05/10] soc: ti: omap-prm: add omap4 PRM data Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-12 11:39 ` [PATCHv5 06/10] soc: ti: omap-prm: add data for am33xx Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-12 11:39 ` [PATCHv5 07/10] soc: ti: omap-prm: add dra7 PRM data Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-12 11:39 ` [PATCHv5 08/10] soc: ti: omap-prm: add am4 " Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-12 11:39 ` [PATCHv5 09/10] soc: ti: omap-prm: add omap5 " Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-12 11:39 ` [PATCHv5 10/10] ARM: OMAP2+: pdata-quirks: add PRM data for reset support Tero Kristo 2019-09-12 11:39 ` Tero Kristo 2019-09-12 17:09 ` Tony Lindgren 2019-09-12 17:09 ` Tony Lindgren 2019-09-12 20:09 ` Tero Kristo 2019-09-12 20:09 ` Tero Kristo 2019-09-19 12:32 ` [PATCHv6 " Tero Kristo 2019-09-19 12:32 ` Tero Kristo 2019-09-20 14:26 ` Tony Lindgren 2019-09-20 14:26 ` Tony Lindgren 2019-09-20 14:28 ` [PATCHv5 00/10] soc: ti: add OMAP PRM driver (for reset) Tony Lindgren 2019-09-20 14:28 ` Tony Lindgren 2019-09-20 19:19 ` santosh.shilimkar 2019-09-20 19:19 ` santosh.shilimkar 2019-09-23 17:47 ` Tony Lindgren 2019-09-23 17:47 ` Tony Lindgren
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20190919123001.23081-1-t-kristo@ti.com \ --to=t-kristo@ti.com \ --cc=devicetree@vger.kernel.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-omap@vger.kernel.org \ --cc=p.zabel@pengutronix.de \ --cc=robh+dt@kernel.org \ --cc=ssantosh@kernel.org \ --cc=tony@atomide.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.