From: Wolfram Sang <wsa+renesas@sang-engineering.com>
To: linux-renesas-soc@vger.kernel.org
Cc: Geert Uytterhoeven <geert@linux-m68k.org>,
Wolfram Sang <wsa@the-dreams.de>
Subject: [PULL REQUEST] renesas/v3u/devel for renesas drivers
Date: Mon, 28 Dec 2020 13:44:32 +0100 [thread overview]
Message-ID: <20201228124432.GA66121@kunai> (raw)
[-- Attachment #1: Type: text/plain, Size: 7888 bytes --]
Hi Geert,
here is a topic branch for renesas-drivers. It includes all the IO
enablement which I did for V3U and it is based on v5.11-rc1. If you want
a finer granulation, you can find per-IO-device based branches in my git
tree, these are not based on rc1, though, but a bit earlier:
git://git.kernel.org/pub/scm/linux/kernel/git/wsa/linux.git renesas/v3u/*
Please pull or let me know if you prefer something different.
All the best,
Wolfram
The following changes since commit 5c8fe583cce542aa0b84adc939ce85293de36e5e:
Linux 5.11-rc1 (2020-12-27 15:30:22 -0800)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/wsa/linux.git renesas/v3u/devel
for you to fetch changes up to fdddef21566a367ec4a1927e41e04ac59e1b718a:
arm: smp: remove unused variable (2020-12-28 13:02:37 +0100)
----------------------------------------------------------------
Geert Uytterhoeven (8):
arm64: dts: renesas: r8a779a0: Add dmac1 placeholder node
clk: renesas: r8a779a0: Remove non-existent S2 clock
clk: renesas: r8a779a0: Fix parent of CBFUSA clock
clk: renesas: r8a779a0: Add PFC/GPIO clocks
dt-bindings: gpio: rcar: Add r8a779a0 support
gpio: rcar: Optimize GPIO pin state read on R-Car Gen3
gpio: rcar: Add R-Car V3U (R8A7799A) support
arm64: dts: r8a779a0: Add GPIO nodes
Hoang Vo (2):
arm64: dts: renesas: r8a779a0: Add RWDT node
arm64: dts: renesas: falcon: Enable watchdog timer
Koji Matsuoka (3):
arm64: dts: renesas: Add PFC driver to R8A779A0
arm64: dts: renesas: Add I2C to R8A779A0
arm64: dts: renesas: Add I2C support for falcon board
Linh Phung (1):
arm64: dts: renesas: r8a779a0: Add HSCIF support
Takeshi Saito (2):
arm64: dts: renesas: r8a779a0: Add MMC node
arm64: dts: renesas: falcon: Enable MMC
Tho Vu (2):
arm64: dts: renesas: r8a779a0: Add Ethernet-AVB support
arm64: dts: renesas: falcon: Add Ethernet-AVB support
Ulrich Hecht (17):
pinctrl: renesas: implement unlock register masks
pinctrl: renesas: add I/O voltage level flag
pinctrl: renesas: add PORT_GP_CFG_{2,31} macros
pinctrl: renesas: Initial R8A779A0 (V3U) PFC support
pinctrl: renesas: r8a779a0: Add SCIF pins, groups and functions
pinctrl: renesas: r8a779a0: Add I2C pins, groups and functions
pinctrl: renesas: r8a779a0: Add EtherAVB pins, groups and functions
pinctrl: renesas: r8a779a0: Add CANFD pins, groups and functions
pinctrl: renesas: r8a779a0: Add DU pins, groups and function
pinctrl: renesas: r8a779a0: Add HSCIF pins, groups and functions
pinctrl: renesas: r8a779a0: Add INTC-EX pins, groups and function
pinctrl: renesas: r8a779a0: Add MMC pins, groups and functions
pinctrl: renesas: r8a779a0: Add MSIOF pins, groups and functions
pinctrl: renesas: r8a779a0: Add PWM pins, groups and functions
pinctrl: renesas: r8a779a0: Add QSPI pins, groups, and functions
pinctrl: renesas: r8a779a0: Add TMU pins, groups and functions
pinctrl: renesas: r8a779a0: Add TPU pins, groups and functions
Wolfram Sang (28):
dt-bindings: watchdog: renesas,wdt: add r8a779a0 (V3U) support
clk: renesas: r8a779a0: Add RWDT clocks
WIP soc: v3u: allow WDT reset
arm64: add grace period when rebooting
arm64: proper comment formatting in reboot handler
watchdog: renesas_wdt: don't sleep in atomic context
dt-bindings: i2c: renesas,i2c: add r8a779a0 (V3U) support
clk: renesas: r8a779a0: add clocks for I2C
v3u: enable other I2C busses for testing
i2c: rcar: faster irq code to minimize HW race condition
i2c: rcar: optimize cacheline to minimize HW race condition
i2c: rcar: make sure irq is not threaded on Gen2 and earlier
i2c: rcar: protect against supurious interrupts on V3U
arm64: dts: r8a779a0: correct reset values for GPIO
dt-bindings: net: renesas,etheravb: Add r8a779a0 support
clk: renesas: r8a779a0: add clocks for RAVB
arm64: dts: r8a779a0: WIP disable reset-gpios for AVB
dt-bindings: mmc: renesas,sdhi: Add r8a779a0 support
clk: renesas: rcar-gen3: remove cpg_quirks access when registering SD clock
clk: renesas: rcar-gen3: factor out CPG library
clk: renesas: r8a779a0: add SDHI support
arm64: dts: renesas: r8a779a0: add & update SCIF nodes
arm64: dts: renesas: falcon: add SCIF0 nodes
dt-bindings: serial: renesas,hscif: Add r8a779a0 support
clk: renesas: r8a779a0: add HSCIF support
WIP: arm64: dts: renesas: falcon: switch to from SCIF0 to HSCIF0
arm64: smp: remove unused variable
arm: smp: remove unused variable
with much appreciated quality assurance from
----------------------------------------------------------------
Geert Uytterhoeven (10):
(Rev.) pinctrl: renesas: r8a779a0: Add TPU pins, groups and functions
(Rev.) pinctrl: renesas: r8a779a0: Add QSPI pins, groups, and functions
(Rev.) pinctrl: renesas: r8a779a0: Add PWM pins, groups and functions
(Rev.) pinctrl: renesas: r8a779a0: Add MSIOF pins, groups and functions
(Rev.) pinctrl: renesas: r8a779a0: Add MMC pins, groups and functions
(Rev.) pinctrl: renesas: r8a779a0: Add INTC-EX pins, groups and function
(Rev.) pinctrl: renesas: r8a779a0: Add HSCIF pins, groups and functions
(Rev.) pinctrl: renesas: r8a779a0: Add DU pins, groups and function
(Rev.) pinctrl: renesas: r8a779a0: Add EtherAVB pins, groups and functions
(Rev.) pinctrl: renesas: r8a779a0: Add I2C pins, groups and functions
Yoshihiro Shimoda (5):
(Rev.) gpio: rcar: Add R-Car V3U (R8A7799A) support
(Rev.) gpio: rcar: Optimize GPIO pin state read on R-Car Gen3
(Rev.) clk: renesas: r8a779a0: Add PFC/GPIO clocks
(Rev.) clk: renesas: r8a779a0: Fix parent of CBFUSA clock
(Rev.) clk: renesas: r8a779a0: Remove non-existent S2 clock
.../bindings/gpio/renesas,rcar-gpio.yaml | 3 +
.../devicetree/bindings/i2c/renesas,i2c.txt | 1 +
.../devicetree/bindings/mmc/renesas,sdhi.yaml | 1 +
.../devicetree/bindings/net/renesas,etheravb.yaml | 1 +
.../devicetree/bindings/serial/renesas,hscif.yaml | 1 +
.../devicetree/bindings/watchdog/renesas,wdt.yaml | 1 +
arch/arm/kernel/smp.c | 3 -
arch/arm64/boot/dts/renesas/r8a779a0-falcon.dts | 365 +-
arch/arm64/boot/dts/renesas/r8a779a0.dtsi | 688 +++
arch/arm64/kernel/process.c | 7 +-
arch/arm64/kernel/smp.c | 1 -
drivers/clk/renesas/Kconfig | 5 +
drivers/clk/renesas/Makefile | 1 +
drivers/clk/renesas/r8a779a0-cpg-mssr.c | 51 +-
drivers/clk/renesas/rcar-cpg-lib.c | 270 ++
drivers/clk/renesas/rcar-cpg-lib.h | 33 +
drivers/clk/renesas/rcar-gen3-cpg.c | 267 +-
drivers/gpio/gpio-rcar.c | 64 +-
drivers/i2c/busses/i2c-rcar.c | 66 +-
drivers/pinctrl/renesas/Kconfig | 5 +
drivers/pinctrl/renesas/Makefile | 1 +
drivers/pinctrl/renesas/core.c | 34 +-
drivers/pinctrl/renesas/pfc-r8a779a0.c | 4471 ++++++++++++++++++++
drivers/pinctrl/renesas/pinctrl.c | 16 +-
drivers/pinctrl/renesas/sh_pfc.h | 23 +-
drivers/soc/renesas/rcar-rst.c | 8 +
drivers/watchdog/renesas_wdt.c | 30 +-
27 files changed, 6100 insertions(+), 317 deletions(-)
create mode 100644 drivers/clk/renesas/rcar-cpg-lib.c
create mode 100644 drivers/clk/renesas/rcar-cpg-lib.h
create mode 100644 drivers/pinctrl/renesas/pfc-r8a779a0.c
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
reply other threads:[~2020-12-28 12:45 UTC|newest]
Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201228124432.GA66121@kunai \
--to=wsa+renesas@sang-engineering.com \
--cc=geert@linux-m68k.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=wsa@the-dreams.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.