All of lore.kernel.org
 help / color / mirror / Atom feed
From: <kostap@marvell.com>
To: <linux-mmc@vger.kernel.org>
Cc: <ulf.hansson@linaro.org>, <robh+dt@kernel.org>, <andrew@lunn.ch>,
	<gregory.clement@bootlin.com>, <sebastian.hesselbarth@gmail.com>,
	<adrian.hunter@intel.com>, <devicetree@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>, <mw@semihalf.com>,
	<jaz@semihalf.com>, <nadavh@marvell.com>, <bpeled@marvell.com>,
	<stefanc@marvell.com>, Konstantin Porotchkin <kostap@marvell.com>
Subject: [PATCH v3 2/4] mmc: xenon: add AP807 compatible string
Date: Tue, 12 Jan 2021 11:46:53 +0200	[thread overview]
Message-ID: <20210112094655.12274-3-kostap@marvell.com> (raw)
In-Reply-To: <20210112094655.12274-1-kostap@marvell.com>

From: Marcin Wojtas <mw@semihalf.com>

This patch adds new compatible string to differentiate
between the controllers versions included in the AP807
north bridge. Thanks to this change, the SoCs which use
AP807 will not run unintentionally in the 'slow mode'
with disabled UHS modes.

Signed-off-by: Marcin Wojtas <mw@semihalf.com>
Signed-off-by: Konstantin Porotchkin <kostap@marvell.com>
---
 drivers/mmc/host/sdhci-xenon.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/mmc/host/sdhci-xenon.c b/drivers/mmc/host/sdhci-xenon.c
index d19eef5f725f..666cee4c7f7c 100644
--- a/drivers/mmc/host/sdhci-xenon.c
+++ b/drivers/mmc/host/sdhci-xenon.c
@@ -689,6 +689,7 @@ static const struct dev_pm_ops sdhci_xenon_dev_pm_ops = {
 
 static const struct of_device_id sdhci_xenon_dt_ids[] = {
 	{ .compatible = "marvell,armada-ap806-sdhci", .data = (void *)XENON_AP806},
+	{ .compatible = "marvell,armada-ap807-sdhci", .data = (void *)XENON_AP807},
 	{ .compatible = "marvell,armada-cp110-sdhci", .data =  (void *)XENON_CP110},
 	{ .compatible = "marvell,armada-3700-sdhci", .data =  (void *)XENON_A3700},
 	{}
-- 
2.17.1


WARNING: multiple messages have this Message-ID (diff)
From: <kostap@marvell.com>
To: <linux-mmc@vger.kernel.org>
Cc: andrew@lunn.ch, ulf.hansson@linaro.org,
	devicetree@vger.kernel.org, jaz@semihalf.com,
	gregory.clement@bootlin.com, adrian.hunter@intel.com,
	nadavh@marvell.com, robh+dt@kernel.org,
	Konstantin Porotchkin <kostap@marvell.com>,
	stefanc@marvell.com, mw@semihalf.com, bpeled@marvell.com,
	linux-arm-kernel@lists.infradead.org,
	sebastian.hesselbarth@gmail.com
Subject: [PATCH v3 2/4] mmc: xenon: add AP807 compatible string
Date: Tue, 12 Jan 2021 11:46:53 +0200	[thread overview]
Message-ID: <20210112094655.12274-3-kostap@marvell.com> (raw)
In-Reply-To: <20210112094655.12274-1-kostap@marvell.com>

From: Marcin Wojtas <mw@semihalf.com>

This patch adds new compatible string to differentiate
between the controllers versions included in the AP807
north bridge. Thanks to this change, the SoCs which use
AP807 will not run unintentionally in the 'slow mode'
with disabled UHS modes.

Signed-off-by: Marcin Wojtas <mw@semihalf.com>
Signed-off-by: Konstantin Porotchkin <kostap@marvell.com>
---
 drivers/mmc/host/sdhci-xenon.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/mmc/host/sdhci-xenon.c b/drivers/mmc/host/sdhci-xenon.c
index d19eef5f725f..666cee4c7f7c 100644
--- a/drivers/mmc/host/sdhci-xenon.c
+++ b/drivers/mmc/host/sdhci-xenon.c
@@ -689,6 +689,7 @@ static const struct dev_pm_ops sdhci_xenon_dev_pm_ops = {
 
 static const struct of_device_id sdhci_xenon_dt_ids[] = {
 	{ .compatible = "marvell,armada-ap806-sdhci", .data = (void *)XENON_AP806},
+	{ .compatible = "marvell,armada-ap807-sdhci", .data = (void *)XENON_AP807},
 	{ .compatible = "marvell,armada-cp110-sdhci", .data =  (void *)XENON_CP110},
 	{ .compatible = "marvell,armada-3700-sdhci", .data =  (void *)XENON_A3700},
 	{}
-- 
2.17.1


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2021-01-12  9:48 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-01-12  9:46 [PATCH v3 0/4] update xenon controller properties in CN913X kostap
2021-01-12  9:46 ` kostap
2021-01-12  9:46 ` [PATCH v3 1/4] dt-bindings: mmc: xenon: add AP807 compatible string kostap
2021-01-12  9:46   ` kostap
2021-01-12  9:46 ` kostap [this message]
2021-01-12  9:46   ` [PATCH v3 2/4] " kostap
2021-01-12  9:46 ` [PATCH v3 3/4] arm64: dts: change AP807 SDHCI compatibility string kostap
2021-01-12  9:46   ` kostap
2021-01-12  9:46 ` [PATCH v3 4/4] arm64: dts: cn913x-db: enable MMC HS400 kostap
2021-01-12  9:46   ` kostap
2021-01-13 11:25 ` [PATCH v3 0/4] update xenon controller properties in CN913X Ulf Hansson
2021-01-13 11:25   ` Ulf Hansson
2021-01-29 15:46   ` Gregory CLEMENT

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210112094655.12274-3-kostap@marvell.com \
    --to=kostap@marvell.com \
    --cc=adrian.hunter@intel.com \
    --cc=andrew@lunn.ch \
    --cc=bpeled@marvell.com \
    --cc=devicetree@vger.kernel.org \
    --cc=gregory.clement@bootlin.com \
    --cc=jaz@semihalf.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-mmc@vger.kernel.org \
    --cc=mw@semihalf.com \
    --cc=nadavh@marvell.com \
    --cc=robh+dt@kernel.org \
    --cc=sebastian.hesselbarth@gmail.com \
    --cc=stefanc@marvell.com \
    --cc=ulf.hansson@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.