From: Geert Uytterhoeven <geert+renesas@glider.be>
To: Linus Walleij <linus.walleij@linaro.org>
Cc: linux-gpio@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
Geert Uytterhoeven <geert+renesas@glider.be>
Subject: [GIT PULL] pinctrl: sh-pfc: Updates for v5.12
Date: Fri, 15 Jan 2021 10:53:13 +0100 [thread overview]
Message-ID: <20210115095313.2334693-1-geert+renesas@glider.be> (raw)
Hi Linus,
The following changes since commit 5c8fe583cce542aa0b84adc939ce85293de36e5e:
Linux 5.11-rc1 (2020-12-27 15:30:22 -0800)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers.git tags/renesas-pinctrl-for-v5.12-tag1
for you to fetch changes up to a5cda861ed57710837bc560a3c715160da710555:
pinctrl: renesas: r8a779a0: Add TPU pins, groups and functions (2021-01-14 12:06:16 +0100)
----------------------------------------------------------------
pinctrl: renesas: Updates for v5.12
- Restrict debug runtime-checks to Renesas platforms,
- Initial support for the R-Car V3U SoC.
Thanks for pulling!
----------------------------------------------------------------
Geert Uytterhoeven (1):
pinctrl: renesas: checker: Restrict checks to Renesas platforms
Ulrich Hecht (18):
dt-bindings: pinctrl: renesas,pfc: Document r8a779a0 PFC support
pinctrl: renesas: Implement unlock register masks
pinctrl: renesas: Add I/O voltage level flag
pinctrl: renesas: Add PORT_GP_CFG_{2,31} macros
pinctrl: renesas: Initial R8A779A0 (V3U) PFC support
pinctrl: renesas: r8a779a0: Add SCIF pins, groups and functions
pinctrl: renesas: r8a779a0: Add I2C pins, groups and functions
pinctrl: renesas: r8a779a0: Add EtherAVB pins, groups and functions
pinctrl: renesas: r8a779a0: Add CANFD pins, groups and functions
pinctrl: renesas: r8a779a0: Add DU pins, groups and function
pinctrl: renesas: r8a779a0: Add HSCIF pins, groups and functions
pinctrl: renesas: r8a779a0: Add INTC-EX pins, groups and function
pinctrl: renesas: r8a779a0: Add MMC pins, groups and functions
pinctrl: renesas: r8a779a0: Add MSIOF pins, groups and functions
pinctrl: renesas: r8a779a0: Add PWM pins, groups and functions
pinctrl: renesas: r8a779a0: Add QSPI pins, groups, and functions
pinctrl: renesas: r8a779a0: Add TMU pins, groups and functions
pinctrl: renesas: r8a779a0: Add TPU pins, groups and functions
.../devicetree/bindings/pinctrl/renesas,pfc.yaml | 3 +-
drivers/pinctrl/renesas/Kconfig | 5 +
drivers/pinctrl/renesas/Makefile | 1 +
drivers/pinctrl/renesas/core.c | 38 +-
drivers/pinctrl/renesas/pfc-r8a779a0.c | 4460 ++++++++++++++++++++
drivers/pinctrl/renesas/pinctrl.c | 16 +-
drivers/pinctrl/renesas/sh_pfc.h | 28 +-
7 files changed, 4533 insertions(+), 18 deletions(-)
create mode 100644 drivers/pinctrl/renesas/pfc-r8a779a0.c
next reply other threads:[~2021-01-15 9:54 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-15 9:53 Geert Uytterhoeven [this message]
2021-01-18 15:12 ` [GIT PULL] pinctrl: sh-pfc: Updates for v5.12 Linus Walleij
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210115095313.2334693-1-geert+renesas@glider.be \
--to=geert+renesas@glider.be \
--cc=linus.walleij@linaro.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.