All of lore.kernel.org
 help / color / mirror / Atom feed
From: Saeed Mahameed <saeed@kernel.org>
To: Jakub Kicinski <kuba@kernel.org>
Cc: "David S. Miller" <davem@davemloft.net>,
	netdev@vger.kernel.org, linux-rdma@vger.kernel.org,
	Leon Romanovsky <leonro@nvidia.com>,
	Saeed Mahameed <saeedm@nvidia.com>
Subject: [pull request][net-next 00/11] mlx5 SW steering for ConnectX-6DX
Date: Fri, 29 Jan 2021 18:26:07 -0800	[thread overview]
Message-ID: <20210130022618.317351-1-saeed@kernel.org> (raw)

From: Saeed Mahameed <saeedm@nvidia.com>

Hi Jakub, Dave.

This series adds support for ConnectX-6DX Software steering.
For more information please see tag log below.

Please pull and let me know if there is any problem.

Thanks,
Saeed.

---
The following changes since commit 46eb3c108fe1744d0a6abfda69ef8c1d4f0e92d4:

  octeontx2-af: Fix 'physical' typos (2021-01-28 21:24:47 -0800)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/saeed/linux.git tags/mlx5-dr-2021-01-29

for you to fetch changes up to 64f45c0fc4c71f577506c5a7a7956ae3bc3388ea:

  net/mlx5: DR, Allow SW steering for sw_owner_v2 devices (2021-01-29 18:13:00 -0800)

----------------------------------------------------------------
mlx5-dr-2021-01-29

Add support for Connect-X6DX Software steering

This series adds SW Steering support for Connect-X6DX.

Since the STE and actions formats are different on this new HW,
we implemented the HW specific STEv1 layer on the infrastructure
implemented in previous mlx5 DR patchset to support all the
functionalities as previous devices.

Most of the code in this series very is low level HW specific, we
implement the function pointers for the generic SW steering layer.

----------------------------------------------------------------
Yevgeny Kliteynik (11):
      net/mlx5: DR, Fix potential shift wrapping of 32-bit value
      net/mlx5: DR, Add match STEv1 structs to ifc
      net/mlx5: DR, Add HW STEv1 match logic
      net/mlx5: DR, Allow native protocol support for HW STEv1
      net/mlx5: DR, Add STEv1 setters and getters
      net/mlx5: DR, Add STEv1 action apply logic
      net/mlx5: DR, Add STEv1 modify header logic
      net/mlx5: DR, Use the right size when writing partial STE into HW
      net/mlx5: DR, Use HW specific logic API when writing STE
      net/mlx5: DR, Copy all 64B whenever replacing STE in the head of miss-list
      net/mlx5: DR, Allow SW steering for sw_owner_v2 devices

 drivers/net/ethernet/mellanox/mlx5/core/Makefile   |    2 +-
 .../ethernet/mellanox/mlx5/core/steering/dr_cmd.c  |   17 +-
 .../mellanox/mlx5/core/steering/dr_domain.c        |   17 +-
 .../mellanox/mlx5/core/steering/dr_matcher.c       |   12 +-
 .../ethernet/mellanox/mlx5/core/steering/dr_rule.c |   17 +-
 .../ethernet/mellanox/mlx5/core/steering/dr_send.c |   29 +-
 .../ethernet/mellanox/mlx5/core/steering/dr_ste.c  |   30 +-
 .../ethernet/mellanox/mlx5/core/steering/dr_ste.h  |    4 +
 .../mellanox/mlx5/core/steering/dr_ste_v0.c        |    4 +-
 .../mellanox/mlx5/core/steering/dr_ste_v1.c        | 1633 ++++++++++++++++++++
 .../mellanox/mlx5/core/steering/dr_types.h         |    9 +-
 .../mlx5/core/steering/mlx5_ifc_dr_ste_v1.h        |  434 ++++++
 .../ethernet/mellanox/mlx5/core/steering/mlx5dr.h  |    5 +-
 13 files changed, 2169 insertions(+), 44 deletions(-)
 create mode 100644 drivers/net/ethernet/mellanox/mlx5/core/steering/dr_ste_v1.c
 create mode 100644 drivers/net/ethernet/mellanox/mlx5/core/steering/mlx5_ifc_dr_ste_v1.h

             reply	other threads:[~2021-01-30  4:13 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-01-30  2:26 Saeed Mahameed [this message]
2021-01-30  2:26 ` [net-next 01/11] net/mlx5: DR, Fix potential shift wrapping of 32-bit value Saeed Mahameed
2021-02-02  3:00   ` patchwork-bot+netdevbpf
2021-01-30  2:26 ` [net-next 02/11] net/mlx5: DR, Add match STEv1 structs to ifc Saeed Mahameed
2021-01-30  2:26 ` [net-next 03/11] net/mlx5: DR, Add HW STEv1 match logic Saeed Mahameed
2021-01-30  2:26 ` [net-next 04/11] net/mlx5: DR, Allow native protocol support for HW STEv1 Saeed Mahameed
2021-01-30  2:26 ` [net-next 05/11] net/mlx5: DR, Add STEv1 setters and getters Saeed Mahameed
2021-01-30  2:26 ` [net-next 06/11] net/mlx5: DR, Add STEv1 action apply logic Saeed Mahameed
2021-01-30  2:26 ` [net-next 07/11] net/mlx5: DR, Add STEv1 modify header logic Saeed Mahameed
2021-01-30  2:26 ` [net-next 08/11] net/mlx5: DR, Use the right size when writing partial STE into HW Saeed Mahameed
2021-01-30  2:26 ` [net-next 09/11] net/mlx5: DR, Use HW specific logic API when writing STE Saeed Mahameed
2021-01-30  2:26 ` [net-next 10/11] net/mlx5: DR, Copy all 64B whenever replacing STE in the head of miss-list Saeed Mahameed
2021-01-30  2:26 ` [net-next 11/11] net/mlx5: DR, Allow SW steering for sw_owner_v2 devices Saeed Mahameed

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210130022618.317351-1-saeed@kernel.org \
    --to=saeed@kernel.org \
    --cc=davem@davemloft.net \
    --cc=kuba@kernel.org \
    --cc=leonro@nvidia.com \
    --cc=linux-rdma@vger.kernel.org \
    --cc=netdev@vger.kernel.org \
    --cc=saeedm@nvidia.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.