From: Yanan Wang <wangyanan55@huawei.com>
To: Marc Zyngier <maz@kernel.org>, Will Deacon <will@kernel.org>,
"Quentin Perret" <qperret@google.com>,
Alexandru Elisei <alexandru.elisei@arm.com>,
<kvmarm@lists.cs.columbia.edu>,
<linux-arm-kernel@lists.infradead.org>, <kvm@vger.kernel.org>,
<linux-kernel@vger.kernel.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>,
James Morse <james.morse@arm.com>,
Julien Thierry <julien.thierry.kdev@gmail.com>,
"Suzuki K Poulose" <suzuki.poulose@arm.com>,
Gavin Shan <gshan@redhat.com>, <wanghaibin.wang@huawei.com>,
<zhukeqian1@huawei.com>, <yuzenghui@huawei.com>,
Yanan Wang <wangyanan55@huawei.com>
Subject: [PATCH v6 1/4] KVM: arm64: Introduce cache maintenance callbacks for guest stage-2
Date: Wed, 16 Jun 2021 17:51:57 +0800 [thread overview]
Message-ID: <20210616095200.38008-2-wangyanan55@huawei.com> (raw)
In-Reply-To: <20210616095200.38008-1-wangyanan55@huawei.com>
To prepare for performing guest CMOs in the fault handlers in pgtable.c,
introduce two cache maintenance callbacks in struct kvm_pgtable_mm_ops.
The new callbacks are specific for guest stage-2, so they will only be
initialized in 'struct kvm_pgtable_mm_ops kvm_s2_mm_ops'.
Signed-off-by: Yanan Wang <wangyanan55@huawei.com>
---
arch/arm64/include/asm/kvm_pgtable.h | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm64/include/asm/kvm_pgtable.h b/arch/arm64/include/asm/kvm_pgtable.h
index c3674c47d48c..302eca32e0af 100644
--- a/arch/arm64/include/asm/kvm_pgtable.h
+++ b/arch/arm64/include/asm/kvm_pgtable.h
@@ -44,6 +44,11 @@ typedef u64 kvm_pte_t;
* in the current context.
* @virt_to_phys: Convert a virtual address mapped in the current context
* into a physical address.
+ * @flush_dcache: Clean data cache for a guest page address range before
+ * creating the corresponding stage-2 mapping.
+ * @flush_icache: Invalidate instruction cache for a guest page address
+ * range before creating or updating the corresponding
+ * stage-2 mapping.
*/
struct kvm_pgtable_mm_ops {
void* (*zalloc_page)(void *arg);
@@ -54,6 +59,8 @@ struct kvm_pgtable_mm_ops {
int (*page_count)(void *addr);
void* (*phys_to_virt)(phys_addr_t phys);
phys_addr_t (*virt_to_phys)(void *addr);
+ void (*flush_dcache)(void *addr, size_t size);
+ void (*flush_icache)(void *addr, size_t size);
};
/**
--
2.23.0
WARNING: multiple messages have this Message-ID (diff)
From: Yanan Wang <wangyanan55@huawei.com>
To: Marc Zyngier <maz@kernel.org>, Will Deacon <will@kernel.org>,
"Quentin Perret" <qperret@google.com>,
Alexandru Elisei <alexandru.elisei@arm.com>,
<kvmarm@lists.cs.columbia.edu>,
<linux-arm-kernel@lists.infradead.org>, <kvm@vger.kernel.org>,
<linux-kernel@vger.kernel.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Subject: [PATCH v6 1/4] KVM: arm64: Introduce cache maintenance callbacks for guest stage-2
Date: Wed, 16 Jun 2021 17:51:57 +0800 [thread overview]
Message-ID: <20210616095200.38008-2-wangyanan55@huawei.com> (raw)
In-Reply-To: <20210616095200.38008-1-wangyanan55@huawei.com>
To prepare for performing guest CMOs in the fault handlers in pgtable.c,
introduce two cache maintenance callbacks in struct kvm_pgtable_mm_ops.
The new callbacks are specific for guest stage-2, so they will only be
initialized in 'struct kvm_pgtable_mm_ops kvm_s2_mm_ops'.
Signed-off-by: Yanan Wang <wangyanan55@huawei.com>
---
arch/arm64/include/asm/kvm_pgtable.h | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm64/include/asm/kvm_pgtable.h b/arch/arm64/include/asm/kvm_pgtable.h
index c3674c47d48c..302eca32e0af 100644
--- a/arch/arm64/include/asm/kvm_pgtable.h
+++ b/arch/arm64/include/asm/kvm_pgtable.h
@@ -44,6 +44,11 @@ typedef u64 kvm_pte_t;
* in the current context.
* @virt_to_phys: Convert a virtual address mapped in the current context
* into a physical address.
+ * @flush_dcache: Clean data cache for a guest page address range before
+ * creating the corresponding stage-2 mapping.
+ * @flush_icache: Invalidate instruction cache for a guest page address
+ * range before creating or updating the corresponding
+ * stage-2 mapping.
*/
struct kvm_pgtable_mm_ops {
void* (*zalloc_page)(void *arg);
@@ -54,6 +59,8 @@ struct kvm_pgtable_mm_ops {
int (*page_count)(void *addr);
void* (*phys_to_virt)(phys_addr_t phys);
phys_addr_t (*virt_to_phys)(void *addr);
+ void (*flush_dcache)(void *addr, size_t size);
+ void (*flush_icache)(void *addr, size_t size);
};
/**
--
2.23.0
_______________________________________________
kvmarm mailing list
kvmarm@lists.cs.columbia.edu
https://lists.cs.columbia.edu/mailman/listinfo/kvmarm
WARNING: multiple messages have this Message-ID (diff)
From: Yanan Wang <wangyanan55@huawei.com>
To: Marc Zyngier <maz@kernel.org>, Will Deacon <will@kernel.org>,
"Quentin Perret" <qperret@google.com>,
Alexandru Elisei <alexandru.elisei@arm.com>,
<kvmarm@lists.cs.columbia.edu>,
<linux-arm-kernel@lists.infradead.org>, <kvm@vger.kernel.org>,
<linux-kernel@vger.kernel.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>,
James Morse <james.morse@arm.com>,
Julien Thierry <julien.thierry.kdev@gmail.com>,
"Suzuki K Poulose" <suzuki.poulose@arm.com>,
Gavin Shan <gshan@redhat.com>, <wanghaibin.wang@huawei.com>,
<zhukeqian1@huawei.com>, <yuzenghui@huawei.com>,
Yanan Wang <wangyanan55@huawei.com>
Subject: [PATCH v6 1/4] KVM: arm64: Introduce cache maintenance callbacks for guest stage-2
Date: Wed, 16 Jun 2021 17:51:57 +0800 [thread overview]
Message-ID: <20210616095200.38008-2-wangyanan55@huawei.com> (raw)
In-Reply-To: <20210616095200.38008-1-wangyanan55@huawei.com>
To prepare for performing guest CMOs in the fault handlers in pgtable.c,
introduce two cache maintenance callbacks in struct kvm_pgtable_mm_ops.
The new callbacks are specific for guest stage-2, so they will only be
initialized in 'struct kvm_pgtable_mm_ops kvm_s2_mm_ops'.
Signed-off-by: Yanan Wang <wangyanan55@huawei.com>
---
arch/arm64/include/asm/kvm_pgtable.h | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm64/include/asm/kvm_pgtable.h b/arch/arm64/include/asm/kvm_pgtable.h
index c3674c47d48c..302eca32e0af 100644
--- a/arch/arm64/include/asm/kvm_pgtable.h
+++ b/arch/arm64/include/asm/kvm_pgtable.h
@@ -44,6 +44,11 @@ typedef u64 kvm_pte_t;
* in the current context.
* @virt_to_phys: Convert a virtual address mapped in the current context
* into a physical address.
+ * @flush_dcache: Clean data cache for a guest page address range before
+ * creating the corresponding stage-2 mapping.
+ * @flush_icache: Invalidate instruction cache for a guest page address
+ * range before creating or updating the corresponding
+ * stage-2 mapping.
*/
struct kvm_pgtable_mm_ops {
void* (*zalloc_page)(void *arg);
@@ -54,6 +59,8 @@ struct kvm_pgtable_mm_ops {
int (*page_count)(void *addr);
void* (*phys_to_virt)(phys_addr_t phys);
phys_addr_t (*virt_to_phys)(void *addr);
+ void (*flush_dcache)(void *addr, size_t size);
+ void (*flush_icache)(void *addr, size_t size);
};
/**
--
2.23.0
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-06-16 9:53 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-16 9:51 [PATCH v6 0/4] KVM: arm64: Improve efficiency of stage2 page table Yanan Wang
2021-06-16 9:51 ` Yanan Wang
2021-06-16 9:51 ` Yanan Wang
2021-06-16 9:51 ` Yanan Wang [this message]
2021-06-16 9:51 ` [PATCH v6 1/4] KVM: arm64: Introduce cache maintenance callbacks for guest stage-2 Yanan Wang
2021-06-16 9:51 ` Yanan Wang
2021-06-16 13:21 ` Marc Zyngier
2021-06-16 13:21 ` Marc Zyngier
2021-06-17 6:48 ` wangyanan (Y)
2021-06-17 6:48 ` wangyanan (Y)
2021-06-17 6:48 ` wangyanan (Y)
2021-06-17 8:03 ` Marc Zyngier
2021-06-17 8:03 ` Marc Zyngier
2021-06-17 8:03 ` Marc Zyngier
2021-06-17 8:22 ` wangyanan (Y)
2021-06-17 8:22 ` wangyanan (Y)
2021-06-17 8:22 ` wangyanan (Y)
2021-06-17 8:44 ` Marc Zyngier
2021-06-17 8:44 ` Marc Zyngier
2021-06-17 8:44 ` Marc Zyngier
2021-06-17 9:43 ` wangyanan (Y)
2021-06-17 9:43 ` wangyanan (Y)
2021-06-17 9:43 ` wangyanan (Y)
2021-06-17 10:43 ` Marc Zyngier
2021-06-17 10:43 ` Marc Zyngier
2021-06-17 10:43 ` Marc Zyngier
2021-06-18 8:50 ` Fuad Tabba
2021-06-18 8:50 ` Fuad Tabba
2021-06-18 8:50 ` Fuad Tabba
2021-06-16 9:51 ` [PATCH v6 2/4] KVM: arm64: Introduce mm_ops member for structure stage2_attr_data Yanan Wang
2021-06-16 9:51 ` Yanan Wang
2021-06-16 9:51 ` Yanan Wang
2021-06-16 9:51 ` [PATCH v6 3/4] KVM: arm64: Tweak parameters of guest cache maintenance functions Yanan Wang
2021-06-16 9:51 ` Yanan Wang
2021-06-16 9:51 ` Yanan Wang
2021-06-16 9:52 ` [PATCH v6 4/4] KVM: arm64: Move guest CMOs to the fault handlers Yanan Wang
2021-06-16 9:52 ` Yanan Wang
2021-06-16 9:52 ` Yanan Wang
2021-06-17 8:00 ` Marc Zyngier
2021-06-17 8:00 ` Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210616095200.38008-2-wangyanan55@huawei.com \
--to=wangyanan55@huawei.com \
--cc=alexandru.elisei@arm.com \
--cc=catalin.marinas@arm.com \
--cc=gshan@redhat.com \
--cc=james.morse@arm.com \
--cc=julien.thierry.kdev@gmail.com \
--cc=kvm@vger.kernel.org \
--cc=kvmarm@lists.cs.columbia.edu \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maz@kernel.org \
--cc=qperret@google.com \
--cc=suzuki.poulose@arm.com \
--cc=wanghaibin.wang@huawei.com \
--cc=will@kernel.org \
--cc=yuzenghui@huawei.com \
--cc=zhukeqian1@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.