From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: gregkh@linuxfoundation.org
Cc: hemantk@codeaurora.org, bbhatt@codeaurora.org,
linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
loic.poulain@linaro.org,
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Subject: [PATCH 0/8] MHI patches for v5.14
Date: Mon, 21 Jun 2021 21:46:08 +0530 [thread overview]
Message-ID: <20210621161616.77524-1-manivannan.sadhasivam@linaro.org> (raw)
Hi Greg,
Here is the MHI patch series for v5.14.
Summary of the patches:
1. Fixed an issue observed during the system resume where the host timesout
waiting for the M0 state. This has been fixed by adding M2 as the valid
resume state.
2. Added validation for the channel ID read from event ring.
3. Fixed the MHI wake routines used for the newer modems such as SDX55 and
SDX65 by using no-op routines only for the older modems and then relying on
the default routines provided by MHI stack for newer ones.
4. Added the missing "pci_disable_pcie_error_reporting()" call in
pci_generic controller error path.
5. Added support for processing the events based on the priorities. Earlier
a fixed priority was used for all events.
6. Fixed the power down latency by polling the device reset register
instead of waiting for the state change event.
7. Added a dedicated flag to the MHI client transfer APIs for inbound
buffer allocation by the MHI stack. Since this patch modifies the MHI
client drivers under "net/", Ack has been collected from the netdev
maintainer.
8. Added support for Cinterion MV31-W modem in pci_generic controller:
https://www.thalesgroup.com/en/markets/digital-identity-and-security/iot/iot-connectivity/products/iot-products/mv31-w-ultra-high
Thanks,
Mani
Baochen Qiang (1):
bus: mhi: Wait for M2 state during system resume
Bhaumik Bhatt (2):
bus: mhi: core: Validate channel ID when processing command
completions
bus: mhi: pci_generic: Apply no-op for wake using sideband wake
boolean
Christophe JAILLET (1):
bus: mhi: pci-generic: Add missing
'pci_disable_pcie_error_reporting()' calls
Hemant Kumar (1):
bus: mhi: core: Add support for processing priority of event ring
Loic Poulain (2):
bus: mhi: core: Fix power down latency
bus: mhi: Add inbound buffers allocation flag
ULRICH Thomas (1):
bus: mhi: pci_generic: Add Cinterion MV31-W PCIe to MHI
drivers/bus/mhi/core/init.c | 3 +-
drivers/bus/mhi/core/internal.h | 2 +-
drivers/bus/mhi/core/main.c | 35 ++++++++++++-----
drivers/bus/mhi/core/pm.c | 19 +++------
drivers/bus/mhi/pci_generic.c | 67 ++++++++++++++++++++++++++++----
drivers/net/mhi/net.c | 2 +-
drivers/net/wwan/mhi_wwan_ctrl.c | 2 +-
include/linux/mhi.h | 14 ++++++-
net/qrtr/mhi.c | 2 +-
9 files changed, 107 insertions(+), 39 deletions(-)
--
2.25.1
next reply other threads:[~2021-06-21 16:16 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-21 16:16 Manivannan Sadhasivam [this message]
2021-06-21 16:16 ` [PATCH 1/8] bus: mhi: core: Validate channel ID when processing command completions Manivannan Sadhasivam
2021-06-24 13:50 ` Greg KH
2021-06-24 14:32 ` Manivannan Sadhasivam
2021-06-24 14:39 ` Greg KH
2021-06-24 14:47 ` Manivannan Sadhasivam
2021-06-24 15:27 ` Greg KH
2021-06-24 15:56 ` Manivannan Sadhasivam
2021-06-21 16:16 ` [PATCH 2/8] bus: mhi: core: Fix power down latency Manivannan Sadhasivam
2021-06-21 16:16 ` [PATCH 3/8] bus: mhi: Wait for M2 state during system resume Manivannan Sadhasivam
2021-06-21 16:16 ` [PATCH 4/8] bus: mhi: Add inbound buffers allocation flag Manivannan Sadhasivam
2021-06-24 13:51 ` Greg KH
2021-06-24 15:39 ` Loic Poulain
2021-06-24 16:48 ` Greg KH
2021-06-24 19:01 ` Loic Poulain
2021-06-21 16:16 ` [PATCH 5/8] bus: mhi: pci-generic: Add missing 'pci_disable_pcie_error_reporting()' calls Manivannan Sadhasivam
2021-06-21 16:16 ` [PATCH 6/8] bus: mhi: core: Add support for processing priority of event ring Manivannan Sadhasivam
2021-06-24 13:53 ` Greg KH
2021-06-24 14:24 ` Manivannan Sadhasivam
2021-06-24 14:40 ` Greg KH
2021-06-24 14:50 ` Manivannan Sadhasivam
2021-06-21 16:16 ` [PATCH 7/8] bus: mhi: pci_generic: Apply no-op for wake using sideband wake boolean Manivannan Sadhasivam
2021-06-24 13:54 ` Greg KH
2021-06-21 16:16 ` [PATCH 8/8] bus: mhi: pci_generic: Add Cinterion MV31-W PCIe to MHI Manivannan Sadhasivam
2021-06-24 13:54 ` Greg KH
2021-06-24 13:54 ` [PATCH 0/8] MHI patches for v5.14 Greg KH
2021-06-24 14:20 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210621161616.77524-1-manivannan.sadhasivam@linaro.org \
--to=manivannan.sadhasivam@linaro.org \
--cc=bbhatt@codeaurora.org \
--cc=gregkh@linuxfoundation.org \
--cc=hemantk@codeaurora.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=loic.poulain@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.