From: Brian Norris <briannorris@chromium.org>
To: "Heiko Stübner" <heiko@sntech.de>
Cc: linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
linux-rockchip@lists.infradead.org,
Sandy Huang <hjc@rock-chips.com>,
Chen-Yu Tsai <wenst@chromium.org>,
Thomas Hebb <tommyhebb@gmail.com>,
Brian Norris <briannorris@chromium.org>,
aleksandr.o.makarov@gmail.com
Subject: [PATCH v3 0/4] Fix Rockchip MIPI DSI display init timeouts
Date: Tue, 28 Sep 2021 14:35:48 -0700 [thread overview]
Message-ID: <20210928213552.1001939-1-briannorris@chromium.org> (raw)
The Rockchip DSI driver has had a number of bugs over time and has
usually only worked by chance. A number of users have noticed that
things regressed with commit 43c2de1002d2 ("drm/rockchip: dsi: move all
lane config except LCDC mux to bind()"), although it was fixing several
real issues of its own that had been present forever in the upstream
driver (but notably, not in the downstream/BSP driver).
Patch 1 and 2 are the most important fixes here. See their description
for more info.
While I'm at it, fix a few error handling and cleanup issues too.
Changes in v3:
- New patch, to fix related PM issue discovered after patch 1
Changes in v2:
- Clean up pm-runtime state in error cases.
- Correct git hash for Fixes.
Brian Norris (4):
drm/rockchip: dsi: Hold pm-runtime across bind/unbind
drm/rockchip: dsi: Reconfigure hardware on resume()
drm/rockchip: dsi: Fix unbalanced clock on probe error
drm/rockchip: dsi: Disable PLL clock on bind error
.../gpu/drm/rockchip/dw-mipi-dsi-rockchip.c | 82 +++++++++++++------
1 file changed, 59 insertions(+), 23 deletions(-)
--
2.33.0.685.g46640cef36-goog
WARNING: multiple messages have this Message-ID (diff)
From: Brian Norris <briannorris@chromium.org>
To: "Heiko Stübner" <heiko@sntech.de>
Cc: linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
linux-rockchip@lists.infradead.org,
Sandy Huang <hjc@rock-chips.com>,
Chen-Yu Tsai <wenst@chromium.org>,
Thomas Hebb <tommyhebb@gmail.com>,
Brian Norris <briannorris@chromium.org>,
aleksandr.o.makarov@gmail.com
Subject: [PATCH v3 0/4] Fix Rockchip MIPI DSI display init timeouts
Date: Tue, 28 Sep 2021 14:35:48 -0700 [thread overview]
Message-ID: <20210928213552.1001939-1-briannorris@chromium.org> (raw)
The Rockchip DSI driver has had a number of bugs over time and has
usually only worked by chance. A number of users have noticed that
things regressed with commit 43c2de1002d2 ("drm/rockchip: dsi: move all
lane config except LCDC mux to bind()"), although it was fixing several
real issues of its own that had been present forever in the upstream
driver (but notably, not in the downstream/BSP driver).
Patch 1 and 2 are the most important fixes here. See their description
for more info.
While I'm at it, fix a few error handling and cleanup issues too.
Changes in v3:
- New patch, to fix related PM issue discovered after patch 1
Changes in v2:
- Clean up pm-runtime state in error cases.
- Correct git hash for Fixes.
Brian Norris (4):
drm/rockchip: dsi: Hold pm-runtime across bind/unbind
drm/rockchip: dsi: Reconfigure hardware on resume()
drm/rockchip: dsi: Fix unbalanced clock on probe error
drm/rockchip: dsi: Disable PLL clock on bind error
.../gpu/drm/rockchip/dw-mipi-dsi-rockchip.c | 82 +++++++++++++------
1 file changed, 59 insertions(+), 23 deletions(-)
--
2.33.0.685.g46640cef36-goog
_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip
next reply other threads:[~2021-09-28 21:36 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-28 21:35 Brian Norris [this message]
2021-09-28 21:35 ` [PATCH v3 0/4] Fix Rockchip MIPI DSI display init timeouts Brian Norris
2021-09-28 21:35 ` [PATCH v3 1/4] drm/rockchip: dsi: Hold pm-runtime across bind/unbind Brian Norris
2021-09-28 21:35 ` Brian Norris
2021-09-29 2:27 ` Chen-Yu Tsai
2021-09-29 2:27 ` Chen-Yu Tsai
2021-09-28 21:35 ` [PATCH v3 2/4] drm/rockchip: dsi: Reconfigure hardware on resume() Brian Norris
2021-09-28 21:35 ` Brian Norris
2021-09-29 2:28 ` Chen-Yu Tsai
2021-09-29 2:28 ` Chen-Yu Tsai
2021-09-29 18:05 ` Nícolas F. R. A. Prado
2021-09-29 18:05 ` Nícolas F. R. A. Prado
2021-10-17 21:55 ` Heiko Stuebner
2021-10-17 21:55 ` Heiko Stuebner
2021-09-28 21:35 ` [PATCH v3 3/4] drm/rockchip: dsi: Fix unbalanced clock on probe error Brian Norris
2021-09-28 21:35 ` Brian Norris
2021-09-29 18:09 ` Nícolas F. R. A. Prado
2021-09-29 18:09 ` Nícolas F. R. A. Prado
2021-09-28 21:35 ` [PATCH v3 4/4] drm/rockchip: dsi: Disable PLL clock on bind error Brian Norris
2021-09-28 21:35 ` Brian Norris
2021-09-29 18:10 ` Nícolas F. R. A. Prado
2021-09-29 18:10 ` Nícolas F. R. A. Prado
2021-10-17 21:52 ` [PATCH v3 0/4] Fix Rockchip MIPI DSI display init timeouts Heiko Stuebner
2021-10-17 21:52 ` Heiko Stuebner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210928213552.1001939-1-briannorris@chromium.org \
--to=briannorris@chromium.org \
--cc=aleksandr.o.makarov@gmail.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=heiko@sntech.de \
--cc=hjc@rock-chips.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=tommyhebb@gmail.com \
--cc=wenst@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.