All of lore.kernel.org
 help / color / mirror / Atom feed
From: Rex-BC Chen <rex-bc.chen@mediatek.com>
To: <rafael@kernel.org>, <viresh.kumar@linaro.org>,
	<robh+dt@kernel.org>, <krzk+dt@kernel.org>
Cc: <matthias.bgg@gmail.com>, <jia-wei.chang@mediatek.com>,
	<roger.lu@mediatek.com>, <hsinyi@google.com>,
	<linux-pm@vger.kernel.org>, <devicetree@vger.kernel.org>,
	<linux-kernel@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>,
	<linux-mediatek@lists.infradead.org>,
	<Project_Global_Chrome_Upstream_Group@mediatek.com>
Subject: [PATCH V2 12/15] cpufreq: mediatek: Use maximum voltage in init stage
Date: Fri, 8 Apr 2022 12:59:05 +0800	[thread overview]
Message-ID: <20220408045908.21671-13-rex-bc.chen@mediatek.com> (raw)
In-Reply-To: <20220408045908.21671-1-rex-bc.chen@mediatek.com>

From: Jia-Wei Chang <jia-wei.chang@mediatek.com>

Two or more clients may use the same regulator, and it could cause the
issue of high-freqeuncy-low-voltage.
To prevent this, we use maximum voltage in mtk_cpu_dvfs_info_init().

Signed-off-by: Jia-Wei Chang <jia-wei.chang@mediatek.com>
---
 drivers/cpufreq/mediatek-cpufreq.c | 20 +++++++++++++++++++-
 1 file changed, 19 insertions(+), 1 deletion(-)

diff --git a/drivers/cpufreq/mediatek-cpufreq.c b/drivers/cpufreq/mediatek-cpufreq.c
index e69b16a6541e..b08ab7c14818 100644
--- a/drivers/cpufreq/mediatek-cpufreq.c
+++ b/drivers/cpufreq/mediatek-cpufreq.c
@@ -333,7 +333,7 @@ static int mtk_cpu_dvfs_info_init(struct mtk_cpu_dvfs_info *info, int cpu)
 {
 	struct device *cpu_dev;
 	struct dev_pm_opp *opp;
-	unsigned long rate;
+	unsigned long rate, opp_volt;
 	int ret;
 
 	cpu_dev = get_cpu_device(cpu);
@@ -417,6 +417,24 @@ static int mtk_cpu_dvfs_info_init(struct mtk_cpu_dvfs_info *info, int cpu)
 	info->intermediate_voltage = dev_pm_opp_get_voltage(opp);
 	dev_pm_opp_put(opp);
 
+	/* Use highest opp voltage in the init stage */
+	rate = U32_MAX;
+	opp = dev_pm_opp_find_freq_floor(info->cpu_dev, &rate);
+	if (IS_ERR(opp)) {
+		ret = PTR_ERR(opp);
+		dev_err(cpu_dev, "cpu%d: failed to get opp\n", info->opp_cpu);
+		goto out_disable_inter_clock;
+	}
+
+	opp_volt = dev_pm_opp_get_voltage(opp);
+	dev_pm_opp_put(opp);
+	ret = mtk_cpufreq_set_voltage(info, opp_volt);
+	if (ret) {
+		dev_err(cpu_dev, "cpu%d: failed to scale to highest voltage %lu in proc_reg\n",
+			info->opp_cpu, opp_volt);
+		goto out_disable_inter_clock;
+	}
+
 	info->opp_cpu = cpu;
 	info->opp_nb.notifier_call = mtk_cpufreq_opp_notifier;
 	ret = dev_pm_opp_register_notifier(cpu_dev, &info->opp_nb);
-- 
2.18.0


WARNING: multiple messages have this Message-ID (diff)
From: Rex-BC Chen <rex-bc.chen@mediatek.com>
To: <rafael@kernel.org>, <viresh.kumar@linaro.org>,
	<robh+dt@kernel.org>, <krzk+dt@kernel.org>
Cc: <matthias.bgg@gmail.com>, <jia-wei.chang@mediatek.com>,
	<roger.lu@mediatek.com>, <hsinyi@google.com>,
	<linux-pm@vger.kernel.org>, <devicetree@vger.kernel.org>,
	<linux-kernel@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>,
	<linux-mediatek@lists.infradead.org>,
	 <Project_Global_Chrome_Upstream_Group@mediatek.com>
Subject: [PATCH V2 12/15] cpufreq: mediatek: Use maximum voltage in init stage
Date: Fri, 8 Apr 2022 12:59:05 +0800	[thread overview]
Message-ID: <20220408045908.21671-13-rex-bc.chen@mediatek.com> (raw)
In-Reply-To: <20220408045908.21671-1-rex-bc.chen@mediatek.com>

From: Jia-Wei Chang <jia-wei.chang@mediatek.com>

Two or more clients may use the same regulator, and it could cause the
issue of high-freqeuncy-low-voltage.
To prevent this, we use maximum voltage in mtk_cpu_dvfs_info_init().

Signed-off-by: Jia-Wei Chang <jia-wei.chang@mediatek.com>
---
 drivers/cpufreq/mediatek-cpufreq.c | 20 +++++++++++++++++++-
 1 file changed, 19 insertions(+), 1 deletion(-)

diff --git a/drivers/cpufreq/mediatek-cpufreq.c b/drivers/cpufreq/mediatek-cpufreq.c
index e69b16a6541e..b08ab7c14818 100644
--- a/drivers/cpufreq/mediatek-cpufreq.c
+++ b/drivers/cpufreq/mediatek-cpufreq.c
@@ -333,7 +333,7 @@ static int mtk_cpu_dvfs_info_init(struct mtk_cpu_dvfs_info *info, int cpu)
 {
 	struct device *cpu_dev;
 	struct dev_pm_opp *opp;
-	unsigned long rate;
+	unsigned long rate, opp_volt;
 	int ret;
 
 	cpu_dev = get_cpu_device(cpu);
@@ -417,6 +417,24 @@ static int mtk_cpu_dvfs_info_init(struct mtk_cpu_dvfs_info *info, int cpu)
 	info->intermediate_voltage = dev_pm_opp_get_voltage(opp);
 	dev_pm_opp_put(opp);
 
+	/* Use highest opp voltage in the init stage */
+	rate = U32_MAX;
+	opp = dev_pm_opp_find_freq_floor(info->cpu_dev, &rate);
+	if (IS_ERR(opp)) {
+		ret = PTR_ERR(opp);
+		dev_err(cpu_dev, "cpu%d: failed to get opp\n", info->opp_cpu);
+		goto out_disable_inter_clock;
+	}
+
+	opp_volt = dev_pm_opp_get_voltage(opp);
+	dev_pm_opp_put(opp);
+	ret = mtk_cpufreq_set_voltage(info, opp_volt);
+	if (ret) {
+		dev_err(cpu_dev, "cpu%d: failed to scale to highest voltage %lu in proc_reg\n",
+			info->opp_cpu, opp_volt);
+		goto out_disable_inter_clock;
+	}
+
 	info->opp_cpu = cpu;
 	info->opp_nb.notifier_call = mtk_cpufreq_opp_notifier;
 	ret = dev_pm_opp_register_notifier(cpu_dev, &info->opp_nb);
-- 
2.18.0


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Rex-BC Chen <rex-bc.chen@mediatek.com>
To: <rafael@kernel.org>, <viresh.kumar@linaro.org>,
	<robh+dt@kernel.org>, <krzk+dt@kernel.org>
Cc: <matthias.bgg@gmail.com>, <jia-wei.chang@mediatek.com>,
	<roger.lu@mediatek.com>, <hsinyi@google.com>,
	<linux-pm@vger.kernel.org>, <devicetree@vger.kernel.org>,
	<linux-kernel@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>,
	<linux-mediatek@lists.infradead.org>,
	 <Project_Global_Chrome_Upstream_Group@mediatek.com>
Subject: [PATCH V2 12/15] cpufreq: mediatek: Use maximum voltage in init stage
Date: Fri, 8 Apr 2022 12:59:05 +0800	[thread overview]
Message-ID: <20220408045908.21671-13-rex-bc.chen@mediatek.com> (raw)
In-Reply-To: <20220408045908.21671-1-rex-bc.chen@mediatek.com>

From: Jia-Wei Chang <jia-wei.chang@mediatek.com>

Two or more clients may use the same regulator, and it could cause the
issue of high-freqeuncy-low-voltage.
To prevent this, we use maximum voltage in mtk_cpu_dvfs_info_init().

Signed-off-by: Jia-Wei Chang <jia-wei.chang@mediatek.com>
---
 drivers/cpufreq/mediatek-cpufreq.c | 20 +++++++++++++++++++-
 1 file changed, 19 insertions(+), 1 deletion(-)

diff --git a/drivers/cpufreq/mediatek-cpufreq.c b/drivers/cpufreq/mediatek-cpufreq.c
index e69b16a6541e..b08ab7c14818 100644
--- a/drivers/cpufreq/mediatek-cpufreq.c
+++ b/drivers/cpufreq/mediatek-cpufreq.c
@@ -333,7 +333,7 @@ static int mtk_cpu_dvfs_info_init(struct mtk_cpu_dvfs_info *info, int cpu)
 {
 	struct device *cpu_dev;
 	struct dev_pm_opp *opp;
-	unsigned long rate;
+	unsigned long rate, opp_volt;
 	int ret;
 
 	cpu_dev = get_cpu_device(cpu);
@@ -417,6 +417,24 @@ static int mtk_cpu_dvfs_info_init(struct mtk_cpu_dvfs_info *info, int cpu)
 	info->intermediate_voltage = dev_pm_opp_get_voltage(opp);
 	dev_pm_opp_put(opp);
 
+	/* Use highest opp voltage in the init stage */
+	rate = U32_MAX;
+	opp = dev_pm_opp_find_freq_floor(info->cpu_dev, &rate);
+	if (IS_ERR(opp)) {
+		ret = PTR_ERR(opp);
+		dev_err(cpu_dev, "cpu%d: failed to get opp\n", info->opp_cpu);
+		goto out_disable_inter_clock;
+	}
+
+	opp_volt = dev_pm_opp_get_voltage(opp);
+	dev_pm_opp_put(opp);
+	ret = mtk_cpufreq_set_voltage(info, opp_volt);
+	if (ret) {
+		dev_err(cpu_dev, "cpu%d: failed to scale to highest voltage %lu in proc_reg\n",
+			info->opp_cpu, opp_volt);
+		goto out_disable_inter_clock;
+	}
+
 	info->opp_cpu = cpu;
 	info->opp_nb.notifier_call = mtk_cpufreq_opp_notifier;
 	ret = dev_pm_opp_register_notifier(cpu_dev, &info->opp_nb);
-- 
2.18.0


_______________________________________________
Linux-mediatek mailing list
Linux-mediatek@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-mediatek

  parent reply	other threads:[~2022-04-08  5:00 UTC|newest]

Thread overview: 217+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-04-08  4:58 [PATCH V2 00/15] cpufreq: mediatek: Cleanup and support MT8183 and MT8186 Rex-BC Chen
2022-04-08  4:58 ` Rex-BC Chen
2022-04-08  4:58 ` Rex-BC Chen
2022-04-08  4:58 ` [PATCH V2 01/15] dt-bindings: cpufreq: mediatek: Add MediaTek CCI property Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08  8:10   ` Krzysztof Kozlowski
2022-04-08  8:10     ` Krzysztof Kozlowski
2022-04-08  8:10     ` Krzysztof Kozlowski
2022-04-08 10:24     ` Rex-BC Chen
2022-04-08 10:24       ` Rex-BC Chen
2022-04-08 10:24       ` Rex-BC Chen
2022-04-08 11:49       ` Krzysztof Kozlowski
2022-04-08 11:49         ` Krzysztof Kozlowski
2022-04-08 11:49         ` Krzysztof Kozlowski
2022-04-11  6:48         ` Rex-BC Chen
2022-04-11  6:48           ` Rex-BC Chen
2022-04-11  6:48           ` Rex-BC Chen
2022-04-08  4:58 ` [PATCH V2 02/15] cpufreq: mediatek: Use module_init and add module_exit Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08 13:36   ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-11  3:17     ` Viresh Kumar
2022-04-11  3:17       ` Viresh Kumar
2022-04-11  3:17       ` Viresh Kumar
2022-04-08  4:58 ` [PATCH V2 03/15] cpufreq: mediatek: Cleanup variables and error handling in mtk_cpu_dvfs_info_init() Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08 13:36   ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-11  3:20     ` Viresh Kumar
2022-04-11  3:20       ` Viresh Kumar
2022-04-11  3:20       ` Viresh Kumar
2022-04-08  4:58 ` [PATCH V2 04/15] cpufreq: mediatek: Remove unused headers Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08 13:36   ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-11  3:21     ` Viresh Kumar
2022-04-11  3:21       ` Viresh Kumar
2022-04-11  3:21       ` Viresh Kumar
2022-04-08  4:58 ` [PATCH V2 05/15] cpufreq: mediatek: Enable clocks and regulators Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08 13:36   ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-11  3:22     ` Viresh Kumar
2022-04-11  3:22       ` Viresh Kumar
2022-04-11  3:22       ` Viresh Kumar
2022-04-08  4:58 ` [PATCH V2 06/15] cpufreq: mediatek: Record previous target vproc value Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08  4:58   ` Rex-BC Chen
2022-04-08 13:36   ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-11 11:35     ` Rex-BC Chen
2022-04-11 11:35       ` Rex-BC Chen
2022-04-11 11:35       ` Rex-BC Chen
2022-04-11  3:26   ` Viresh Kumar
2022-04-11  3:26     ` Viresh Kumar
2022-04-11  3:26     ` Viresh Kumar
2022-04-11 11:33     ` Rex-BC Chen
2022-04-11 11:33       ` Rex-BC Chen
2022-04-11 11:33       ` Rex-BC Chen
2022-04-08  4:59 ` [PATCH V2 07/15] cpufreq: mediatek: Add opp notification for SVS support Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08 13:36   ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-11 11:31     ` Rex-BC Chen
2022-04-11 11:31       ` Rex-BC Chen
2022-04-08 20:29   ` Kevin Hilman
2022-04-08 20:29     ` Kevin Hilman
2022-04-08 20:29     ` Kevin Hilman
2022-04-11 11:29     ` Rex-BC Chen
2022-04-11 11:29       ` Rex-BC Chen
2022-04-11 18:09       ` Kevin Hilman
2022-04-11 18:09         ` Kevin Hilman
2022-04-11 18:09         ` Kevin Hilman
2022-04-12  8:18         ` Rex-BC Chen
2022-04-12  8:18           ` Rex-BC Chen
2022-04-12 18:04           ` Kevin Hilman
2022-04-12 18:04             ` Kevin Hilman
2022-04-12 18:04             ` Kevin Hilman
2022-04-13 11:21             ` Rex-BC Chen
2022-04-13 11:21               ` Rex-BC Chen
2022-04-08  4:59 ` [PATCH V2 08/15] cpufreq: mediatek: Move voltage limits to platform data Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08 13:36   ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-08 13:36     ` AngeloGioacchino Del Regno
2022-04-11 11:18     ` Rex-BC Chen
2022-04-11 11:18       ` Rex-BC Chen
2022-04-11 11:18       ` Rex-BC Chen
2022-04-08  4:59 ` [PATCH V2 09/15] cpufreq: mediatek: Add .get function Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08  4:59 ` [PATCH V2 10/15] cpufreq: mediatek: Make sram regulator optional Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08 13:37   ` AngeloGioacchino Del Regno
2022-04-08 13:37     ` AngeloGioacchino Del Regno
2022-04-08 13:37     ` AngeloGioacchino Del Regno
2022-04-08 20:32   ` Kevin Hilman
2022-04-08 20:32     ` Kevin Hilman
2022-04-08 20:32     ` Kevin Hilman
2022-04-14 10:53     ` Rex-BC Chen
2022-04-14 10:53       ` Rex-BC Chen
2022-04-14 10:53       ` Rex-BC Chen
2022-04-14 17:20       ` Kevin Hilman
2022-04-14 17:20         ` Kevin Hilman
2022-04-14 17:20         ` Kevin Hilman
2022-04-08  4:59 ` [PATCH V2 11/15] cpufreq: mediatek: Update logic of voltage_tracking() Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08 21:08   ` Kevin Hilman
2022-04-08 21:08     ` Kevin Hilman
2022-04-08 21:08     ` Kevin Hilman
2022-04-14 11:30     ` Rex-BC Chen
2022-04-14 11:30       ` Rex-BC Chen
2022-04-14 11:30       ` Rex-BC Chen
2022-04-08  4:59 ` Rex-BC Chen [this message]
2022-04-08  4:59   ` [PATCH V2 12/15] cpufreq: mediatek: Use maximum voltage in init stage Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08 13:37   ` AngeloGioacchino Del Regno
2022-04-08 13:37     ` AngeloGioacchino Del Regno
2022-04-08 13:37     ` AngeloGioacchino Del Regno
2022-04-12 11:24     ` Rex-BC Chen
2022-04-12 11:24       ` Rex-BC Chen
2022-04-12 11:24       ` Rex-BC Chen
2022-04-14  3:40     ` Rex-BC Chen
2022-04-14  3:40       ` Rex-BC Chen
2022-04-14  3:40       ` Rex-BC Chen
2022-04-08  4:59 ` [PATCH V2 13/15] cpufreq: mediatek: Link CCI device to CPU Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08 13:37   ` AngeloGioacchino Del Regno
2022-04-08 13:37     ` AngeloGioacchino Del Regno
2022-04-08 13:37     ` AngeloGioacchino Del Regno
2022-04-11 11:50     ` Rex-BC Chen
2022-04-11 11:50       ` Rex-BC Chen
2022-04-11 11:50       ` Rex-BC Chen
2022-04-08 20:54   ` Kevin Hilman
2022-04-08 20:54     ` Kevin Hilman
2022-04-08 20:54     ` Kevin Hilman
2022-04-11 11:51     ` Rex-BC Chen
2022-04-11 11:51       ` Rex-BC Chen
2022-04-11 11:51       ` Rex-BC Chen
2022-04-11 12:31     ` Rex-BC Chen
2022-04-11 12:31       ` Rex-BC Chen
2022-04-11 12:31       ` Rex-BC Chen
2022-04-11 18:13       ` Kevin Hilman
2022-04-11 18:13         ` Kevin Hilman
2022-04-11 18:13         ` Kevin Hilman
2022-04-12 12:26         ` Rex-BC Chen
2022-04-12 12:26           ` Rex-BC Chen
2022-04-12 12:26           ` Rex-BC Chen
2022-04-12 18:50           ` Kevin Hilman
2022-04-12 18:50             ` Kevin Hilman
2022-04-12 18:50             ` Kevin Hilman
2022-04-13 11:32             ` Rex-BC Chen
2022-04-13 11:32               ` Rex-BC Chen
2022-04-13 11:32               ` Rex-BC Chen
2022-04-13 21:41               ` Kevin Hilman
2022-04-13 21:41                 ` Kevin Hilman
2022-04-13 21:41                 ` Kevin Hilman
2022-04-14  2:32                 ` Rex-BC Chen
2022-04-14  2:32                   ` Rex-BC Chen
2022-04-14  2:32                   ` Rex-BC Chen
2022-04-14 21:48                   ` Kevin Hilman
2022-04-14 21:48                     ` Kevin Hilman
2022-04-14 21:48                     ` Kevin Hilman
2022-04-15  2:31                     ` Rex-BC Chen
2022-04-15  2:31                       ` Rex-BC Chen
2022-04-15  2:31                       ` Rex-BC Chen
2022-04-19 18:16                       ` Kevin Hilman
2022-04-19 18:16                         ` Kevin Hilman
2022-04-19 18:16                         ` Kevin Hilman
2022-04-08  4:59 ` [PATCH V2 14/15] cpufreq: mediatek: Add support for MT8186 Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08 13:37   ` AngeloGioacchino Del Regno
2022-04-08 13:37     ` AngeloGioacchino Del Regno
2022-04-08 13:37     ` AngeloGioacchino Del Regno
2022-04-08 21:10   ` Kevin Hilman
2022-04-08 21:10     ` Kevin Hilman
2022-04-08 21:10     ` Kevin Hilman
2022-04-11 11:14     ` Rex-BC Chen
2022-04-11 11:14       ` Rex-BC Chen
2022-04-11 11:14       ` Rex-BC Chen
2022-04-08  4:59 ` [PATCH V2 15/15] cpufreq: mediatek: Use device print to show logs Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08  4:59   ` Rex-BC Chen
2022-04-08 13:37   ` AngeloGioacchino Del Regno
2022-04-08 13:37     ` AngeloGioacchino Del Regno
2022-04-08 13:37     ` AngeloGioacchino Del Regno
2022-04-11  3:29   ` Viresh Kumar
2022-04-11  3:29     ` Viresh Kumar
2022-04-11  3:29     ` Viresh Kumar
2022-04-11 11:09     ` Rex-BC Chen
2022-04-11 11:09       ` Rex-BC Chen
2022-04-11 11:09       ` Rex-BC Chen
2022-04-08 21:11 ` [PATCH V2 00/15] cpufreq: mediatek: Cleanup and support MT8183 and MT8186 Kevin Hilman
2022-04-08 21:11   ` Kevin Hilman
2022-04-08 21:11   ` Kevin Hilman
2022-04-09  1:05   ` Hsin-Yi Wang
2022-04-09  1:05     ` Hsin-Yi Wang
2022-04-09  1:05     ` Hsin-Yi Wang
2022-04-11 11:37     ` Rex-BC Chen
2022-04-11 11:37       ` Rex-BC Chen
2022-04-11 11:37       ` Rex-BC Chen

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220408045908.21671-13-rex-bc.chen@mediatek.com \
    --to=rex-bc.chen@mediatek.com \
    --cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
    --cc=devicetree@vger.kernel.org \
    --cc=hsinyi@google.com \
    --cc=jia-wei.chang@mediatek.com \
    --cc=krzk+dt@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mediatek@lists.infradead.org \
    --cc=linux-pm@vger.kernel.org \
    --cc=matthias.bgg@gmail.com \
    --cc=rafael@kernel.org \
    --cc=robh+dt@kernel.org \
    --cc=roger.lu@mediatek.com \
    --cc=viresh.kumar@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.