From: Stafford Horne <shorne@gmail.com> To: QEMU Development <qemu-devel@nongnu.org> Cc: "Jason A. Donenfeld" <Jason@zx2c4.com>, Openrisc <openrisc@lists.librecores.org> Subject: [PULL 0/4] OpenRISC fixes for QEMU 2022-05-15 Date: Sun, 15 May 2022 10:39:44 +0900 [thread overview] Message-ID: <20220515013948.2993495-1-shorne@gmail.com> (raw) The following changes since commit 2e3408b3cc7de4e87a9adafc8c19bfce3abec947: Merge tag 'misc-pull-request' of gitlab.com:marcandre.lureau/qemu into staging (2022-05-03 09:13:17 -0700) are available in the Git repository at: https://github.com/stffrdhrn/qemu.git tags/or1k-pull-request-20220515 for you to fetch changes up to e8f0ab0cd674241cbab7231ce05ac1bfa0b4f5ed: target/openrisc: Do not reset delay slot flag on early tb exit (2022-05-15 10:33:01 +0900) ---------------------------------------------------------------- OpenRISC Fixes for 7.0 - A few or1ksim fixes and enhancements - A fix for OpenRISC tcg backend around delay slot handling ---------------------------------------------------------------- Jason A. Donenfeld (3): hw/openrisc: page-align FDT address hw/openrisc: support 4 serial ports in or1ksim hw/openrisc: use right OMPIC size variable Stafford Horne (1): target/openrisc: Do not reset delay slot flag on early tb exit hw/openrisc/openrisc_sim.c | 28 +++++++++++++++++++--------- target/openrisc/cpu.c | 11 +++++++++++ 2 files changed, 30 insertions(+), 9 deletions(-) Jason A. Donenfeld (3): hw/openrisc: page-align FDT address hw/openrisc: support 4 serial ports in or1ksim hw/openrisc: use right OMPIC size variable Stafford Horne (1): target/openrisc: Do not reset delay slot flag on early tb exit hw/openrisc/openrisc_sim.c | 28 +++++++++++++++++++--------- target/openrisc/cpu.c | 11 +++++++++++ 2 files changed, 30 insertions(+), 9 deletions(-) -- 2.31.1
WARNING: multiple messages have this Message-ID (diff)
From: Stafford Horne <shorne@gmail.com> To: QEMU Development <qemu-devel@nongnu.org> Cc: Openrisc <openrisc@lists.librecores.org>, "Jason A. Donenfeld" <Jason@zx2c4.com>, Stafford Horne <shorne@gmail.com> Subject: [PULL 0/4] OpenRISC fixes for QEMU 2022-05-15 Date: Sun, 15 May 2022 10:39:44 +0900 [thread overview] Message-ID: <20220515013948.2993495-1-shorne@gmail.com> (raw) The following changes since commit 2e3408b3cc7de4e87a9adafc8c19bfce3abec947: Merge tag 'misc-pull-request' of gitlab.com:marcandre.lureau/qemu into staging (2022-05-03 09:13:17 -0700) are available in the Git repository at: https://github.com/stffrdhrn/qemu.git tags/or1k-pull-request-20220515 for you to fetch changes up to e8f0ab0cd674241cbab7231ce05ac1bfa0b4f5ed: target/openrisc: Do not reset delay slot flag on early tb exit (2022-05-15 10:33:01 +0900) ---------------------------------------------------------------- OpenRISC Fixes for 7.0 - A few or1ksim fixes and enhancements - A fix for OpenRISC tcg backend around delay slot handling ---------------------------------------------------------------- Jason A. Donenfeld (3): hw/openrisc: page-align FDT address hw/openrisc: support 4 serial ports in or1ksim hw/openrisc: use right OMPIC size variable Stafford Horne (1): target/openrisc: Do not reset delay slot flag on early tb exit hw/openrisc/openrisc_sim.c | 28 +++++++++++++++++++--------- target/openrisc/cpu.c | 11 +++++++++++ 2 files changed, 30 insertions(+), 9 deletions(-) Jason A. Donenfeld (3): hw/openrisc: page-align FDT address hw/openrisc: support 4 serial ports in or1ksim hw/openrisc: use right OMPIC size variable Stafford Horne (1): target/openrisc: Do not reset delay slot flag on early tb exit hw/openrisc/openrisc_sim.c | 28 +++++++++++++++++++--------- target/openrisc/cpu.c | 11 +++++++++++ 2 files changed, 30 insertions(+), 9 deletions(-) -- 2.31.1
next reply other threads:[~2022-05-15 1:40 UTC|newest] Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-05-15 1:39 Stafford Horne [this message] 2022-05-15 1:39 ` [PULL 0/4] OpenRISC fixes for QEMU 2022-05-15 Stafford Horne 2022-05-15 1:39 ` [PULL 1/4] hw/openrisc: page-align FDT address Stafford Horne 2022-05-15 1:39 ` Stafford Horne 2022-05-15 1:39 ` [PULL 2/4] hw/openrisc: support 4 serial ports in or1ksim Stafford Horne 2022-05-15 1:39 ` Stafford Horne 2022-05-15 1:39 ` [PULL 3/4] hw/openrisc: use right OMPIC size variable Stafford Horne 2022-05-15 1:39 ` Stafford Horne 2022-05-15 1:39 ` [PULL 4/4] target/openrisc: Do not reset delay slot flag on early tb exit Stafford Horne 2022-05-15 1:39 ` Stafford Horne 2022-05-15 23:12 ` [PULL 0/4] OpenRISC fixes for QEMU 2022-05-15 Richard Henderson 2022-05-15 23:12 ` Richard Henderson 2022-05-15 23:50 ` Stafford Horne 2022-05-15 23:50 ` Stafford Horne
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20220515013948.2993495-1-shorne@gmail.com \ --to=shorne@gmail.com \ --cc=Jason@zx2c4.com \ --cc=openrisc@lists.librecores.org \ --cc=qemu-devel@nongnu.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.