From: Heiko Stuebner <heiko@sntech.de> To: palmer@dabbelt.com, paul.walmsley@sifive.com Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, wefu@redhat.com, guoren@kernel.org, cmuellner@linux.com, philipp.tomsich@vrull.eu, hch@lst.de, samuel@sholland.org, atishp@atishpatra.org, anup@brainfault.org, mick@ics.forth.gr, robh+dt@kernel.org, krzk+dt@kernel.org, devicetree@vger.kernel.org, drew@beagleboard.org, Heiko Stuebner <heiko@sntech.de> Subject: [PATCH v3 0/3] riscv: implement Zicbom-based CMO instructions + the t-head variant Date: Fri, 10 Jun 2022 02:43:05 +0200 [thread overview] Message-ID: <20220610004308.1903626-1-heiko@sntech.de> (raw) This series is based on the alternatives changes done in my svpbmt series and thus also depends on Atish's isa-extension parsing series. It implements using the cache-management instructions from the Zicbom- extension to handle cache flush, etc actions on platforms needing them. SoCs using cpu cores from T-Head like the Allwinne D1 implement a different set of cache instructions. But while they are different, instructions they provide the same functionality, so a variant can easly hook into the existing alternatives mechanism on those. An ongoing discussion is about the currently used pre-coded instructions. Palmer's current thinking is that we should wait until the relevant instructions have landed in binutils. On the other hand this would result in massive waiting times for all new instructions in the future as well, as it isn't only the time till a binutils patch is accepted but also then the wait for the next release and _after_ that the wait until these new releases are available in regular distributions. So ideally it would be nice to find some sort of compromise in the middle somewhere. The series sits on top of my svpbmt fixup series, which for example includes the conversion away from function pointers for the check-functions. And also uses my nops-series. changes in v3: - rebase onto 5.19-rc1 + svpbmt-fixup-series - adapt wording for block-size binding - include asm/cacheflush.h into dma-noncoherent to fix the no-prototype error clang seems to generate - use __nops macro for readability - add some received tags - add a0 to the clobber list changes in v2: - cbom-block-size is hardware-specific and comes from firmware - update Kconfig name to use the ISA extension name - select the ALTERNATIVES symbol when enabled - shorten the line lengths of the errata-assembly Heiko Stuebner (3): dt-bindings: riscv: document cbom-block-size riscv: Implement Zicbom-based cache management operations riscv: implement cache-management errata for T-Head SoCs .../devicetree/bindings/riscv/cpus.yaml | 5 + arch/riscv/Kconfig | 15 +++ arch/riscv/Kconfig.erratas | 10 ++ arch/riscv/errata/thead/errata.c | 15 +++ arch/riscv/include/asm/cacheflush.h | 6 ++ arch/riscv/include/asm/errata_list.h | 76 ++++++++++++++- arch/riscv/include/asm/hwcap.h | 1 + arch/riscv/kernel/cpu.c | 1 + arch/riscv/kernel/cpufeature.c | 18 ++++ arch/riscv/kernel/setup.c | 2 + arch/riscv/mm/Makefile | 1 + arch/riscv/mm/dma-noncoherent.c | 93 +++++++++++++++++++ 12 files changed, 241 insertions(+), 2 deletions(-) create mode 100644 arch/riscv/mm/dma-noncoherent.c -- 2.35.1
WARNING: multiple messages have this Message-ID (diff)
From: Heiko Stuebner <heiko@sntech.de> To: palmer@dabbelt.com, paul.walmsley@sifive.com Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, wefu@redhat.com, guoren@kernel.org, cmuellner@linux.com, philipp.tomsich@vrull.eu, hch@lst.de, samuel@sholland.org, atishp@atishpatra.org, anup@brainfault.org, mick@ics.forth.gr, robh+dt@kernel.org, krzk+dt@kernel.org, devicetree@vger.kernel.org, drew@beagleboard.org, Heiko Stuebner <heiko@sntech.de> Subject: [PATCH v3 0/3] riscv: implement Zicbom-based CMO instructions + the t-head variant Date: Fri, 10 Jun 2022 02:43:05 +0200 [thread overview] Message-ID: <20220610004308.1903626-1-heiko@sntech.de> (raw) This series is based on the alternatives changes done in my svpbmt series and thus also depends on Atish's isa-extension parsing series. It implements using the cache-management instructions from the Zicbom- extension to handle cache flush, etc actions on platforms needing them. SoCs using cpu cores from T-Head like the Allwinne D1 implement a different set of cache instructions. But while they are different, instructions they provide the same functionality, so a variant can easly hook into the existing alternatives mechanism on those. An ongoing discussion is about the currently used pre-coded instructions. Palmer's current thinking is that we should wait until the relevant instructions have landed in binutils. On the other hand this would result in massive waiting times for all new instructions in the future as well, as it isn't only the time till a binutils patch is accepted but also then the wait for the next release and _after_ that the wait until these new releases are available in regular distributions. So ideally it would be nice to find some sort of compromise in the middle somewhere. The series sits on top of my svpbmt fixup series, which for example includes the conversion away from function pointers for the check-functions. And also uses my nops-series. changes in v3: - rebase onto 5.19-rc1 + svpbmt-fixup-series - adapt wording for block-size binding - include asm/cacheflush.h into dma-noncoherent to fix the no-prototype error clang seems to generate - use __nops macro for readability - add some received tags - add a0 to the clobber list changes in v2: - cbom-block-size is hardware-specific and comes from firmware - update Kconfig name to use the ISA extension name - select the ALTERNATIVES symbol when enabled - shorten the line lengths of the errata-assembly Heiko Stuebner (3): dt-bindings: riscv: document cbom-block-size riscv: Implement Zicbom-based cache management operations riscv: implement cache-management errata for T-Head SoCs .../devicetree/bindings/riscv/cpus.yaml | 5 + arch/riscv/Kconfig | 15 +++ arch/riscv/Kconfig.erratas | 10 ++ arch/riscv/errata/thead/errata.c | 15 +++ arch/riscv/include/asm/cacheflush.h | 6 ++ arch/riscv/include/asm/errata_list.h | 76 ++++++++++++++- arch/riscv/include/asm/hwcap.h | 1 + arch/riscv/kernel/cpu.c | 1 + arch/riscv/kernel/cpufeature.c | 18 ++++ arch/riscv/kernel/setup.c | 2 + arch/riscv/mm/Makefile | 1 + arch/riscv/mm/dma-noncoherent.c | 93 +++++++++++++++++++ 12 files changed, 241 insertions(+), 2 deletions(-) create mode 100644 arch/riscv/mm/dma-noncoherent.c -- 2.35.1 _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next reply other threads:[~2022-06-10 0:43 UTC|newest] Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-06-10 0:43 Heiko Stuebner [this message] 2022-06-10 0:43 ` [PATCH v3 0/3] riscv: implement Zicbom-based CMO instructions + the t-head variant Heiko Stuebner 2022-06-10 0:43 ` [PATCH 1/3] dt-bindings: riscv: document cbom-block-size Heiko Stuebner 2022-06-10 0:43 ` Heiko Stuebner 2022-06-17 20:37 ` Rob Herring 2022-06-17 20:37 ` Rob Herring 2022-06-10 0:43 ` [PATCH 2/3] riscv: Implement Zicbom-based cache management operations Heiko Stuebner 2022-06-10 0:43 ` Heiko Stuebner 2022-06-10 3:22 ` Randy Dunlap 2022-06-10 3:22 ` Randy Dunlap 2022-06-10 5:56 ` Christoph Hellwig 2022-06-10 5:56 ` Christoph Hellwig 2022-06-15 16:56 ` Heiko Stübner 2022-06-15 16:56 ` Heiko Stübner 2022-06-15 17:49 ` Christoph Hellwig 2022-06-15 17:49 ` Christoph Hellwig 2022-06-16 9:46 ` Heiko Stübner 2022-06-16 9:46 ` Heiko Stübner 2022-06-16 11:53 ` Christoph Hellwig 2022-06-16 11:53 ` Christoph Hellwig 2022-06-16 12:09 ` Heiko Stübner 2022-06-16 12:09 ` Heiko Stübner 2022-06-16 12:11 ` Christoph Hellwig 2022-06-16 12:11 ` Christoph Hellwig 2022-06-17 8:30 ` Heiko Stübner 2022-06-17 8:30 ` Heiko Stübner 2022-06-12 19:15 ` Samuel Holland 2022-06-12 19:15 ` Samuel Holland 2022-06-13 5:50 ` Christoph Hellwig 2022-06-13 5:50 ` Christoph Hellwig 2022-06-10 0:43 ` [PATCH 3/3] riscv: implement cache-management errata for T-Head SoCs Heiko Stuebner 2022-06-10 0:43 ` Heiko Stuebner 2022-06-10 1:04 ` Guo Ren 2022-06-10 1:04 ` Guo Ren 2022-06-12 19:18 ` Samuel Holland 2022-06-12 19:18 ` Samuel Holland
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20220610004308.1903626-1-heiko@sntech.de \ --to=heiko@sntech.de \ --cc=anup@brainfault.org \ --cc=atishp@atishpatra.org \ --cc=cmuellner@linux.com \ --cc=devicetree@vger.kernel.org \ --cc=drew@beagleboard.org \ --cc=guoren@kernel.org \ --cc=hch@lst.de \ --cc=krzk+dt@kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=mick@ics.forth.gr \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ --cc=philipp.tomsich@vrull.eu \ --cc=robh+dt@kernel.org \ --cc=samuel@sholland.org \ --cc=wefu@redhat.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.