From: Tomer Maimon <tmaimon77@gmail.com> To: <avifishman70@gmail.com>, <tali.perry1@gmail.com>, <joel@jms.id.au>, <venture@google.com>, <yuenn@google.com>, <benjaminfair@google.com>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <p.zabel@pengutronix.de>, <gregkh@linuxfoundation.org>, <daniel.lezcano@linaro.org>, <tglx@linutronix.de>, <wim@linux-watchdog.org>, <linux@roeck-us.net>, <catalin.marinas@arm.com>, <will@kernel.org>, <arnd@arndb.de>, <olof@lixom.net>, <jirislaby@kernel.org>, <shawnguo@kernel.org>, <bjorn.andersson@linaro.org>, <geert+renesas@glider.be>, <marcel.ziswiler@toradex.com>, <vkoul@kernel.org>, <biju.das.jz@bp.renesas.com>, <nobuhiro1.iwamatsu@toshiba.co.jp>, <robert.hancock@calian.com>, <j.neuschaefer@gmx.net>, <lkundrak@v3.sk> Cc: <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-serial@vger.kernel.org>, <linux-watchdog@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, Tomer Maimon <tmaimon77@gmail.com> Subject: [PATCH v5 05/18] dt-binding: clk: npcm845: Add binding for Nuvoton NPCM8XX Clock Date: Wed, 22 Jun 2022 16:22:49 +0300 [thread overview] Message-ID: <20220622132302.267010-6-tmaimon77@gmail.com> (raw) In-Reply-To: <20220622132302.267010-1-tmaimon77@gmail.com> Add binding for the Arbel BMC NPCM8XX Clock controller. Signed-off-by: Tomer Maimon <tmaimon77@gmail.com> --- .../bindings/clock/nuvoton,npcm845-clk.yaml | 49 +++++++++++++++++++ .../dt-bindings/clock/nuvoton,npcm845-clk.h | 49 +++++++++++++++++++ 2 files changed, 98 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/nuvoton,npcm845-clk.yaml create mode 100644 include/dt-bindings/clock/nuvoton,npcm845-clk.h diff --git a/Documentation/devicetree/bindings/clock/nuvoton,npcm845-clk.yaml b/Documentation/devicetree/bindings/clock/nuvoton,npcm845-clk.yaml new file mode 100644 index 000000000000..771db2ddf026 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/nuvoton,npcm845-clk.yaml @@ -0,0 +1,49 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/nuvoton,npcm845-clk.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton NPCM8XX Clock Controller Binding + +maintainers: + - Tomer Maimon <tmaimon77@gmail.com> + +description: | + Nuvoton Arbel BMC NPCM8XX contains an integrated clock controller, which + generates and supplies clocks to all modules within the BMC. + +properties: + compatible: + enum: + - nuvoton,npcm845-clk + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + description: + See include/dt-bindings/clock/nuvoton,npcm8xx-clock.h for the full + list of NPCM8XX clock IDs. + +required: + - compatible + - reg + - '#clock-cells' + +additionalProperties: false + +examples: + - | + ahb { + #address-cells = <2>; + #size-cells = <2>; + + clock-controller@f0801000 { + compatible = "nuvoton,npcm845-clk"; + reg = <0x0 0xf0801000 0x0 0x1000>; + #clock-cells = <1>; + }; + }; +... diff --git a/include/dt-bindings/clock/nuvoton,npcm845-clk.h b/include/dt-bindings/clock/nuvoton,npcm845-clk.h new file mode 100644 index 000000000000..e5cce08b00e1 --- /dev/null +++ b/include/dt-bindings/clock/nuvoton,npcm845-clk.h @@ -0,0 +1,49 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (C) 2021 Nuvoton Technologies. + * Author: Tomer Maimon <tomer.maimon@nuvoton.com> + * + * Device Tree binding constants for NPCM8XX clock controller. + */ + +#ifndef __DT_BINDINGS_CLOCK_NPCM8XX_H +#define __DT_BINDINGS_CLOCK_NPCM8XX_H + +#define NPCM8XX_CLK_CPU 0 +#define NPCM8XX_CLK_GFX_PIXEL 1 +#define NPCM8XX_CLK_MC 2 +#define NPCM8XX_CLK_ADC 3 +#define NPCM8XX_CLK_AHB 4 +#define NPCM8XX_CLK_TIMER 5 +#define NPCM8XX_CLK_UART 6 +#define NPCM8XX_CLK_UART2 7 +#define NPCM8XX_CLK_MMC 8 +#define NPCM8XX_CLK_SPI3 9 +#define NPCM8XX_CLK_PCI 10 +#define NPCM8XX_CLK_AXI 11 +#define NPCM8XX_CLK_APB4 12 +#define NPCM8XX_CLK_APB3 13 +#define NPCM8XX_CLK_APB2 14 +#define NPCM8XX_CLK_APB1 15 +#define NPCM8XX_CLK_APB5 16 +#define NPCM8XX_CLK_CLKOUT 17 +#define NPCM8XX_CLK_GFX 18 +#define NPCM8XX_CLK_SU 19 +#define NPCM8XX_CLK_SU48 20 +#define NPCM8XX_CLK_SDHC 21 +#define NPCM8XX_CLK_SPI0 22 +#define NPCM8XX_CLK_SPI1 23 +#define NPCM8XX_CLK_SPIX 24 +#define NPCM8XX_CLK_RG 25 +#define NPCM8XX_CLK_RCP 26 +#define NPCM8XX_CLK_PRE_ADC 27 +#define NPCM8XX_CLK_ATB 28 +#define NPCM8XX_CLK_PRE_CLK 29 +#define NPCM8XX_CLK_TH 30 +#define NPCM8XX_CLK_REFCLK 31 +#define NPCM8XX_CLK_SYSBYPCK 32 +#define NPCM8XX_CLK_MCBYPCK 33 + +#define NPCM8XX_NUM_CLOCKS (NPCM8XX_CLK_MCBYPCK + 1) + +#endif -- 2.33.0
WARNING: multiple messages have this Message-ID (diff)
From: Tomer Maimon <tmaimon77@gmail.com> To: <avifishman70@gmail.com>, <tali.perry1@gmail.com>, <joel@jms.id.au>, <venture@google.com>, <yuenn@google.com>, <benjaminfair@google.com>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <p.zabel@pengutronix.de>, <gregkh@linuxfoundation.org>, <daniel.lezcano@linaro.org>, <tglx@linutronix.de>, <wim@linux-watchdog.org>, <linux@roeck-us.net>, <catalin.marinas@arm.com>, <will@kernel.org>, <arnd@arndb.de>, <olof@lixom.net>, <jirislaby@kernel.org>, <shawnguo@kernel.org>, <bjorn.andersson@linaro.org>, <geert+renesas@glider.be>, <marcel.ziswiler@toradex.com>, <vkoul@kernel.org>, <biju.das.jz@bp.renesas.com>, <nobuhiro1.iwamatsu@toshiba.co.jp>, <robert.hancock@calian.com>, <j.neuschaefer@gmx.net>, <lkundrak@v3.sk> Cc: <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-serial@vger.kernel.org>, <linux-watchdog@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, Tomer Maimon <tmaimon77@gmail.com> Subject: [PATCH v5 05/18] dt-binding: clk: npcm845: Add binding for Nuvoton NPCM8XX Clock Date: Wed, 22 Jun 2022 16:22:49 +0300 [thread overview] Message-ID: <20220622132302.267010-6-tmaimon77@gmail.com> (raw) In-Reply-To: <20220622132302.267010-1-tmaimon77@gmail.com> Add binding for the Arbel BMC NPCM8XX Clock controller. Signed-off-by: Tomer Maimon <tmaimon77@gmail.com> --- .../bindings/clock/nuvoton,npcm845-clk.yaml | 49 +++++++++++++++++++ .../dt-bindings/clock/nuvoton,npcm845-clk.h | 49 +++++++++++++++++++ 2 files changed, 98 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/nuvoton,npcm845-clk.yaml create mode 100644 include/dt-bindings/clock/nuvoton,npcm845-clk.h diff --git a/Documentation/devicetree/bindings/clock/nuvoton,npcm845-clk.yaml b/Documentation/devicetree/bindings/clock/nuvoton,npcm845-clk.yaml new file mode 100644 index 000000000000..771db2ddf026 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/nuvoton,npcm845-clk.yaml @@ -0,0 +1,49 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/nuvoton,npcm845-clk.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton NPCM8XX Clock Controller Binding + +maintainers: + - Tomer Maimon <tmaimon77@gmail.com> + +description: | + Nuvoton Arbel BMC NPCM8XX contains an integrated clock controller, which + generates and supplies clocks to all modules within the BMC. + +properties: + compatible: + enum: + - nuvoton,npcm845-clk + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + description: + See include/dt-bindings/clock/nuvoton,npcm8xx-clock.h for the full + list of NPCM8XX clock IDs. + +required: + - compatible + - reg + - '#clock-cells' + +additionalProperties: false + +examples: + - | + ahb { + #address-cells = <2>; + #size-cells = <2>; + + clock-controller@f0801000 { + compatible = "nuvoton,npcm845-clk"; + reg = <0x0 0xf0801000 0x0 0x1000>; + #clock-cells = <1>; + }; + }; +... diff --git a/include/dt-bindings/clock/nuvoton,npcm845-clk.h b/include/dt-bindings/clock/nuvoton,npcm845-clk.h new file mode 100644 index 000000000000..e5cce08b00e1 --- /dev/null +++ b/include/dt-bindings/clock/nuvoton,npcm845-clk.h @@ -0,0 +1,49 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (C) 2021 Nuvoton Technologies. + * Author: Tomer Maimon <tomer.maimon@nuvoton.com> + * + * Device Tree binding constants for NPCM8XX clock controller. + */ + +#ifndef __DT_BINDINGS_CLOCK_NPCM8XX_H +#define __DT_BINDINGS_CLOCK_NPCM8XX_H + +#define NPCM8XX_CLK_CPU 0 +#define NPCM8XX_CLK_GFX_PIXEL 1 +#define NPCM8XX_CLK_MC 2 +#define NPCM8XX_CLK_ADC 3 +#define NPCM8XX_CLK_AHB 4 +#define NPCM8XX_CLK_TIMER 5 +#define NPCM8XX_CLK_UART 6 +#define NPCM8XX_CLK_UART2 7 +#define NPCM8XX_CLK_MMC 8 +#define NPCM8XX_CLK_SPI3 9 +#define NPCM8XX_CLK_PCI 10 +#define NPCM8XX_CLK_AXI 11 +#define NPCM8XX_CLK_APB4 12 +#define NPCM8XX_CLK_APB3 13 +#define NPCM8XX_CLK_APB2 14 +#define NPCM8XX_CLK_APB1 15 +#define NPCM8XX_CLK_APB5 16 +#define NPCM8XX_CLK_CLKOUT 17 +#define NPCM8XX_CLK_GFX 18 +#define NPCM8XX_CLK_SU 19 +#define NPCM8XX_CLK_SU48 20 +#define NPCM8XX_CLK_SDHC 21 +#define NPCM8XX_CLK_SPI0 22 +#define NPCM8XX_CLK_SPI1 23 +#define NPCM8XX_CLK_SPIX 24 +#define NPCM8XX_CLK_RG 25 +#define NPCM8XX_CLK_RCP 26 +#define NPCM8XX_CLK_PRE_ADC 27 +#define NPCM8XX_CLK_ATB 28 +#define NPCM8XX_CLK_PRE_CLK 29 +#define NPCM8XX_CLK_TH 30 +#define NPCM8XX_CLK_REFCLK 31 +#define NPCM8XX_CLK_SYSBYPCK 32 +#define NPCM8XX_CLK_MCBYPCK 33 + +#define NPCM8XX_NUM_CLOCKS (NPCM8XX_CLK_MCBYPCK + 1) + +#endif -- 2.33.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-06-22 13:23 UTC|newest] Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-06-22 13:22 [PATCH v5 00/18] Introduce Nuvoton Arbel NPCM8XX BMC SoC Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 01/18] dt-bindings: timer: npcm: Add npcm845 compatible string Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 02/18] clocksource: timer-npcm7xx: Add NPCM845 timer support Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-23 14:10 ` Arnd Bergmann 2022-06-23 14:10 ` Arnd Bergmann 2022-06-22 13:22 ` [PATCH v5 03/18] dt-bindings: serial: 8250: Add npcm845 compatible string Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 04/18] dt-bindings: watchdog: npcm: " Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon [this message] 2022-06-22 13:22 ` [PATCH v5 05/18] dt-binding: clk: npcm845: Add binding for Nuvoton NPCM8XX Clock Tomer Maimon 2022-06-23 8:24 ` Krzysztof Kozlowski 2022-06-23 8:24 ` Krzysztof Kozlowski 2022-06-22 13:22 ` [PATCH v5 06/18] clk: npcm8xx: add clock controller Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 07/18] dt-bindings: reset: npcm: add GCR syscon property Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 08/18] ARM: dts: nuvoton: add reset " Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 09/18] reset: npcm: using syscon instead of device data Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 10/18] dt-bindings: reset: npcm: Add support for NPCM8XX Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 11/18] reset: npcm: Add NPCM8XX support Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 12/18] dt-bindings: arm: npcm: Add maintainer Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 13/18] dt-bindings: arm: npcm: Add nuvoton,npcm845 compatible string Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 14/18] dt-bindings: arm: npcm: Add nuvoton,npcm845 GCR " Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:22 ` [PATCH v5 15/18] arm64: npcm: Add support for Nuvoton NPCM8XX BMC SoC Tomer Maimon 2022-06-22 13:22 ` Tomer Maimon 2022-06-22 13:23 ` [PATCH v5 16/18] arm64: dts: nuvoton: Add initial NPCM8XX device tree Tomer Maimon 2022-06-22 13:23 ` Tomer Maimon 2022-06-22 13:23 ` [PATCH v5 17/18] arm64: dts: nuvoton: Add initial NPCM845 EVB " Tomer Maimon 2022-06-22 13:23 ` Tomer Maimon 2022-06-22 13:23 ` [PATCH v5 18/18] arm64: defconfig: Add Nuvoton NPCM family support Tomer Maimon 2022-06-22 13:23 ` Tomer Maimon
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20220622132302.267010-6-tmaimon77@gmail.com \ --to=tmaimon77@gmail.com \ --cc=arnd@arndb.de \ --cc=avifishman70@gmail.com \ --cc=benjaminfair@google.com \ --cc=biju.das.jz@bp.renesas.com \ --cc=bjorn.andersson@linaro.org \ --cc=catalin.marinas@arm.com \ --cc=daniel.lezcano@linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=geert+renesas@glider.be \ --cc=gregkh@linuxfoundation.org \ --cc=j.neuschaefer@gmx.net \ --cc=jirislaby@kernel.org \ --cc=joel@jms.id.au \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-serial@vger.kernel.org \ --cc=linux-watchdog@vger.kernel.org \ --cc=linux@roeck-us.net \ --cc=lkundrak@v3.sk \ --cc=marcel.ziswiler@toradex.com \ --cc=mturquette@baylibre.com \ --cc=nobuhiro1.iwamatsu@toshiba.co.jp \ --cc=olof@lixom.net \ --cc=p.zabel@pengutronix.de \ --cc=robert.hancock@calian.com \ --cc=robh+dt@kernel.org \ --cc=sboyd@kernel.org \ --cc=shawnguo@kernel.org \ --cc=tali.perry1@gmail.com \ --cc=tglx@linutronix.de \ --cc=venture@google.com \ --cc=vkoul@kernel.org \ --cc=will@kernel.org \ --cc=wim@linux-watchdog.org \ --cc=yuenn@google.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.