From: Biju Das <biju.das.jz@bp.renesas.com>
To: cip-dev@lists.cip-project.org,
Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
Pavel Machek <pavel@denx.de>
Cc: Chris Paterson <chris.paterson2@renesas.com>,
Biju Das <biju.das.jz@bp.renesas.com>,
Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: [PATCH 5.10.y-cip 19/26] arm64: dts: renesas: r9a07g043: Fillup the pinctrl stub node
Date: Wed, 31 Aug 2022 17:46:38 +0100 [thread overview]
Message-ID: <20220831164645.2134258-20-biju.das.jz@bp.renesas.com> (raw)
In-Reply-To: <20220831164645.2134258-1-biju.das.jz@bp.renesas.com>
commit 2d10555298576a95b637a5087751d0aad570964d upstream.
Fillup the pinctrl(GPIO) stub node in RZ/G2UL SoC DTSI.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20220402081328.26292-2-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
---
arch/arm64/boot/dts/renesas/r9a07g043.dtsi | 8 +++++++-
1 file changed, 7 insertions(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/renesas/r9a07g043.dtsi b/arch/arm64/boot/dts/renesas/r9a07g043.dtsi
index aed9ab4f9ba4..f24756d89bc2 100644
--- a/arch/arm64/boot/dts/renesas/r9a07g043.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a07g043.dtsi
@@ -275,10 +275,16 @@ sysc: system-controller@11020000 {
};
pinctrl: pinctrl@11030000 {
+ compatible = "renesas,r9a07g043-pinctrl";
reg = <0 0x11030000 0 0x10000>;
gpio-controller;
#gpio-cells = <2>;
- /* place holder */
+ gpio-ranges = <&pinctrl 0 0 152>;
+ clocks = <&cpg CPG_MOD R9A07G043_GPIO_HCLK>;
+ power-domains = <&cpg>;
+ resets = <&cpg R9A07G043_GPIO_RSTN>,
+ <&cpg R9A07G043_GPIO_PORT_RESETN>,
+ <&cpg R9A07G043_GPIO_SPARE_RESETN>;
};
dmac: dma-controller@11820000 {
--
2.25.1
next prev parent reply other threads:[~2022-08-31 16:47 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-08-31 16:46 [PATCH 5.10.y-cip 00/26] Add RZ/G2UL support Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 01/26] dt-bindings: clock: Add R9A07G043 CPG Clock and Reset Definitions Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 02/26] soc: renesas: Identify RZ/G2UL SoC Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 03/26] clk: renesas: Add support for " Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 04/26] clk: renesas: r9a07g043: Add GPIO clock and reset entries Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 05/26] clk: renesas: r9a07g043: Add ethernet clock sources Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 06/26] clk: renesas: r9a07g043: Add GbEthernet clock/reset Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 07/26] clk: renesas: r9a07g043: Add SDHI clock and reset entries Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 08/26] clk: renesas: r9a07g043: Add I2C clocks/resets Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 09/26] clk: renesas: r9a07g043: Add SSIF-2 clock and reset entries Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 10/26] clk: renesas: r9a07g043: Add USB clocks/resets Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 11/26] clk: renesas: r9a07g043: Add clock and reset entries for CANFD Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 12/26] clk: renesas: r9a07g043: Add OSTM clock and reset entries Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 13/26] clk: renesas: r9a07g043: Add WDT " Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 14/26] pinctrl: renesas: rzg2l: Add RZ/G2UL support Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 15/26] pinctrl: renesas: rzg2l: Restore pin config order Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 16/26] pinctrl: renesas: rzg2l: Return -EINVAL for pins which have input disabled Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 17/26] arm64: dts: renesas: Add initial DTSI for RZ/G2UL SoC Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 18/26] arm64: dts: renesas: Add initial device tree for RZ/G2UL Type-1 SMARC EVK Biju Das
2022-08-31 16:46 ` Biju Das [this message]
2022-08-31 16:46 ` [PATCH 5.10.y-cip 20/26] arm64: dts: renesas: rzg2ul-smarc: Add scif0 and audio clk pins Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 21/26] arm64: dts: renesas: r9a07g043: Add SDHI nodes Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 22/26] arm64: dts: renesas: r9a07g043: Add GbEthernet nodes Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 23/26] arm64: defconfig: Enable ARCH_R9A07G043 Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 24/26] arm64: dts: renesas: rzg2ul-smarc: Enable microSD on SMARC platform Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 25/26] arm64: dts: renesas: rzg2ul-smarc-som: Enable eMMC " Biju Das
2022-08-31 16:46 ` [PATCH 5.10.y-cip 26/26] arm64: dts: renesas: rzg2ul-smarc-som: Enable Ethernet " Biju Das
2022-09-02 10:33 ` [PATCH 5.10.y-cip 00/26] Add RZ/G2UL support Pavel Machek
2022-09-02 11:04 ` Biju Das
2022-09-06 7:04 ` Pavel Machek
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220831164645.2134258-20-biju.das.jz@bp.renesas.com \
--to=biju.das.jz@bp.renesas.com \
--cc=chris.paterson2@renesas.com \
--cc=cip-dev@lists.cip-project.org \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=pavel@denx.de \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.