All of lore.kernel.org
 help / color / mirror / Atom feed
From: Amit Daniel Kachhap <amit.kachhap@arm.com>
To: Russell King <linux@armlinux.org.uk>
Cc: patches@armlinux.org.uk, linux-arm-kernel@lists.infradead.org,
	Amit Daniel Kachhap <amit.kachhap@arm.com>
Subject: [PATCH 1/8] ARM: Define Armv8 registers in AArch32 state
Date: Wed, 26 Oct 2022 11:19:54 +0530	[thread overview]
Message-ID: <20221026055001.12986-2-amit.kachhap@arm.com> (raw)
In-Reply-To: <20221026055001.12986-1-amit.kachhap@arm.com>

AArch32 Instruction Set Attribute Register 6 (ID_ISAR6_EL1) and AArch32
Processor Feature Register 2 (ID_PFR2_EL1) identifies some new features
for the Armv8 architecture. This registers will be utilized to add
hwcaps for those cpu features.

These registers are marked as reserved for Armv7 and should be a RAZ.

Signed-off-by: Amit Daniel Kachhap <amit.kachhap@arm.com>
---
 arch/arm/include/asm/cputype.h | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm/include/asm/cputype.h b/arch/arm/include/asm/cputype.h
index 775cac3c02bb..0163c3e78a67 100644
--- a/arch/arm/include/asm/cputype.h
+++ b/arch/arm/include/asm/cputype.h
@@ -25,6 +25,8 @@
 #define CPUID_EXT_ISAR3	0x6c
 #define CPUID_EXT_ISAR4	0x70
 #define CPUID_EXT_ISAR5	0x74
+#define CPUID_EXT_ISAR6	0x7c
+#define CPUID_EXT_PFR2	0x90
 #else
 #define CPUID_EXT_PFR0	"c1, 0"
 #define CPUID_EXT_PFR1	"c1, 1"
@@ -40,6 +42,8 @@
 #define CPUID_EXT_ISAR3	"c2, 3"
 #define CPUID_EXT_ISAR4	"c2, 4"
 #define CPUID_EXT_ISAR5	"c2, 5"
+#define CPUID_EXT_ISAR6	"c2, 7"
+#define CPUID_EXT_PFR2	"c3, 4"
 #endif
 
 #define MPIDR_SMP_BITMASK (0x3 << 30)
-- 
2.17.1


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2022-10-26  5:51 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-10-26  5:49 [PATCH 0/8] ARM: Expose Armv8 AArch32 features via hwcap Amit Daniel Kachhap
2022-10-26  5:49 ` Amit Daniel Kachhap [this message]
2022-10-26  5:49 ` [PATCH 2/8] ARM: vfp: Add hwcap FPHP and ASIMDHP for FEAT_FP16 Amit Daniel Kachhap
2022-10-26  5:49 ` [PATCH 3/8] ARM: vfp: Add hwcap for FEAT_DotProd Amit Daniel Kachhap
2022-10-26  5:49 ` [PATCH 4/8] ARM: vfp: Add hwcap for FEAT_FHM Amit Daniel Kachhap
2022-10-26  5:49 ` [PATCH 5/8] ARM: vfp: Add hwcap for FEAT_AA32BF16 Amit Daniel Kachhap
2022-10-26  5:49 ` [PATCH 6/8] ARM: vfp: Add hwcap for FEAT_AA32I8MM Amit Daniel Kachhap
2022-10-26  5:50 ` [PATCH 7/8] ARM: Add hwcap for Speculation Barrier(SB) Amit Daniel Kachhap
2022-11-16 14:06   ` Linus Walleij
2022-11-17 10:19     ` Amit Daniel Kachhap
2022-11-17 11:14     ` Robin Murphy
2022-10-26  5:50 ` [PATCH 8/8] ARM: Add hwcap for Speculative Store Bypassing Safe Amit Daniel Kachhap
2022-11-16 13:51 ` [PATCH 0/8] ARM: Expose Armv8 AArch32 features via hwcap Linus Walleij
2022-11-17  6:19   ` Amit Kachhap
2022-11-21 19:04 ` Russell King (Oracle)
2022-11-22 12:24   ` Amit Daniel Kachhap

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20221026055001.12986-2-amit.kachhap@arm.com \
    --to=amit.kachhap@arm.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux@armlinux.org.uk \
    --cc=patches@armlinux.org.uk \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.