From: Suraj Kandpal <suraj.kandpal@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Subject: [Intel-gfx] [PATCH 06/13] drm/i915/mtl: MTL has one GSC CS on the media GT
Date: Mon, 5 Dec 2022 12:35:40 +0530 [thread overview]
Message-ID: <20221205070543.2510309-7-suraj.kandpal@intel.com> (raw)
In-Reply-To: <20221205070543.2510309-1-suraj.kandpal@intel.com>
From: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Now that we have the GSC FW support code as a user to the GSC CS, we
can add the relevant flag to the engine mask. Note that the engine will
still be disabled until we define the GSC FW binary file.
Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Cc: Matt Roper <matthew.d.roper@intel.com>
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
---
drivers/gpu/drm/i915/i915_pci.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/i915_pci.c b/drivers/gpu/drm/i915/i915_pci.c
index 414b4bfd514b..3f803c1280c0 100644
--- a/drivers/gpu/drm/i915/i915_pci.c
+++ b/drivers/gpu/drm/i915/i915_pci.c
@@ -1125,7 +1125,7 @@ static const struct intel_gt_definition xelpmp_extra_gt[] = {
.type = GT_MEDIA,
.name = "Standalone Media GT",
.gsi_offset = MTL_MEDIA_GSI_BASE,
- .engine_mask = BIT(VECS0) | BIT(VCS0) | BIT(VCS2),
+ .engine_mask = BIT(VECS0) | BIT(VCS0) | BIT(VCS2) | BIT(GSC0),
},
{}
};
--
2.25.1
next prev parent reply other threads:[~2022-12-05 7:07 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-05 7:05 [Intel-gfx] [PATCH 00/13] Enable HDCP2 via GSC CS command submission Suraj Kandpal
2022-12-05 7:05 ` [Intel-gfx] [PATCH 01/13] drm/i915/uc: Introduce GSC FW Suraj Kandpal
2022-12-05 7:05 ` [Intel-gfx] [PATCH 02/13] drm/i915/gsc: Skip the version check when fetching the " Suraj Kandpal
2022-12-05 7:05 ` [Intel-gfx] [PATCH 03/13] drm/i915/gsc: GSC firmware loading Suraj Kandpal
2022-12-05 7:05 ` [Intel-gfx] [PATCH 04/13] drm/i915/gsc: Do a driver-FLR on unload if GSC was loaded Suraj Kandpal
2022-12-05 7:05 ` [Intel-gfx] [PATCH 05/13] drm/i915/gsc: Disable GSC engine and power well if FW is not selected Suraj Kandpal
2022-12-05 7:05 ` Suraj Kandpal [this message]
2022-12-05 7:05 ` [Intel-gfx] [PATCH 07/13] drm/i915/gsc: Create GSC request submission mechanism Suraj Kandpal
2022-12-05 7:05 ` [Intel-gfx] [PATCH 08/13] drm/i915/hdcp: Keep cp fw agonstic naming convention Suraj Kandpal
2022-12-05 7:05 ` [Intel-gfx] [PATCH 09/13] drm/i915/hdcp: HDCP2.x Refactoring to agnotic cp f/w Suraj Kandpal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221205070543.2510309-7-suraj.kandpal@intel.com \
--to=suraj.kandpal@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=rodrigo.vivi@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.