From: bchihi@baylibre.com To: daniel.lezcano@linaro.org, angelogioacchino.delregno@collabora.com, rafael@kernel.org, amitk@kernel.org, rui.zhang@intel.com, matthias.bgg@gmail.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, rdunlap@infradead.org, ye.xingchen@zte.com.cn, p.zabel@pengutronix.de Cc: linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, khilman@baylibre.com, james.lo@mediatek.com, rex-bc.chen@mediatek.com Subject: [PATCH v11 5/6] arm64/dts/mt8195: Add thermal zones and thermal nodes Date: Tue, 24 Jan 2023 14:17:16 +0100 [thread overview] Message-ID: <20230124131717.128660-6-bchihi@baylibre.com> (raw) In-Reply-To: <20230124131717.128660-1-bchihi@baylibre.com> From: Balsam CHIHI <bchihi@baylibre.com> Add thermal zones and thermal nodes for the mt8195. Signed-off-by: Balsam CHIHI <bchihi@baylibre.com> --- arch/arm64/boot/dts/mediatek/mt8195.dtsi | 129 +++++++++++++++++++++++ 1 file changed, 129 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi index 09df105f4606..636676f4ba25 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi @@ -14,6 +14,7 @@ #include <dt-bindings/pinctrl/mt8195-pinfunc.h> #include <dt-bindings/power/mt8195-power.h> #include <dt-bindings/reset/mt8195-resets.h> +#include <dt-bindings/thermal/mediatek-lvts.h> / { compatible = "mediatek,mt8195"; @@ -954,6 +955,17 @@ spi0: spi@1100a000 { status = "disabled"; }; + lvts_ap: thermal-sensor@1100b000 { + compatible = "mediatek,mt8195-lvts-ap"; + reg = <0 0x1100b000 0 0x1000>; + interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH 0>; + clocks = <&infracfg_ao CLK_INFRA_AO_THERM>; + resets = <&infracfg_ao MT8195_INFRA_RST0_THERM_CTRL_SWRST>; + nvmem-cells = <&lvts_efuse_data1 &lvts_efuse_data2>; + nvmem-cell-names = "lvts-calib-data-1", "lvts-calib-data-2"; + #thermal-sensor-cells = <1>; + }; + spi1: spi@11010000 { compatible = "mediatek,mt8195-spi", "mediatek,mt6765-spi"; @@ -1114,6 +1126,17 @@ mmc2: mmc@11250000 { status = "disabled"; }; + lvts_mcu: thermal-sensor@11278000 { + compatible = "mediatek,mt8195-lvts-mcu"; + reg = <0 0x11278000 0 0x1000>; + interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH 0>; + clocks = <&infracfg_ao CLK_INFRA_AO_THERM>; + resets = <&infracfg_ao MT8195_INFRA_RST4_THERM_CTRL_MCU_SWRST>; + nvmem-cells = <&lvts_efuse_data1 &lvts_efuse_data2>; + nvmem-cell-names = "lvts-calib-data-1", "lvts-calib-data-2"; + #thermal-sensor-cells = <1>; + }; + xhci1: usb@11290000 { compatible = "mediatek,mt8195-xhci", "mediatek,mtk-xhci"; @@ -2387,4 +2410,110 @@ dp_tx: dp-tx@1c600000 { status = "disabled"; }; }; + + thermal_zones: thermal-zones { + cpu0-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_LITTLE_CPU0>; + trips { + cpu0_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu1-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_LITTLE_CPU1>; + trips { + cpu1_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu2-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_LITTLE_CPU2>; + trips { + cpu2_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu3-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_LITTLE_CPU3>; + trips { + cpu3_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu4-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_BIG_CPU0>; + trips { + cpu4_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu5-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_BIG_CPU1>; + trips { + cpu5_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu6-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_BIG_CPU2>; + trips { + cpu6_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu7-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_BIG_CPU3>; + trips { + cpu7_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + }; }; -- 2.34.1
WARNING: multiple messages have this Message-ID (diff)
From: bchihi@baylibre.com To: daniel.lezcano@linaro.org, angelogioacchino.delregno@collabora.com, rafael@kernel.org, amitk@kernel.org, rui.zhang@intel.com, matthias.bgg@gmail.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, rdunlap@infradead.org, ye.xingchen@zte.com.cn, p.zabel@pengutronix.de Cc: linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, khilman@baylibre.com, james.lo@mediatek.com, rex-bc.chen@mediatek.com Subject: [PATCH v11 5/6] arm64/dts/mt8195: Add thermal zones and thermal nodes Date: Tue, 24 Jan 2023 14:17:16 +0100 [thread overview] Message-ID: <20230124131717.128660-6-bchihi@baylibre.com> (raw) In-Reply-To: <20230124131717.128660-1-bchihi@baylibre.com> From: Balsam CHIHI <bchihi@baylibre.com> Add thermal zones and thermal nodes for the mt8195. Signed-off-by: Balsam CHIHI <bchihi@baylibre.com> --- arch/arm64/boot/dts/mediatek/mt8195.dtsi | 129 +++++++++++++++++++++++ 1 file changed, 129 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi index 09df105f4606..636676f4ba25 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi @@ -14,6 +14,7 @@ #include <dt-bindings/pinctrl/mt8195-pinfunc.h> #include <dt-bindings/power/mt8195-power.h> #include <dt-bindings/reset/mt8195-resets.h> +#include <dt-bindings/thermal/mediatek-lvts.h> / { compatible = "mediatek,mt8195"; @@ -954,6 +955,17 @@ spi0: spi@1100a000 { status = "disabled"; }; + lvts_ap: thermal-sensor@1100b000 { + compatible = "mediatek,mt8195-lvts-ap"; + reg = <0 0x1100b000 0 0x1000>; + interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH 0>; + clocks = <&infracfg_ao CLK_INFRA_AO_THERM>; + resets = <&infracfg_ao MT8195_INFRA_RST0_THERM_CTRL_SWRST>; + nvmem-cells = <&lvts_efuse_data1 &lvts_efuse_data2>; + nvmem-cell-names = "lvts-calib-data-1", "lvts-calib-data-2"; + #thermal-sensor-cells = <1>; + }; + spi1: spi@11010000 { compatible = "mediatek,mt8195-spi", "mediatek,mt6765-spi"; @@ -1114,6 +1126,17 @@ mmc2: mmc@11250000 { status = "disabled"; }; + lvts_mcu: thermal-sensor@11278000 { + compatible = "mediatek,mt8195-lvts-mcu"; + reg = <0 0x11278000 0 0x1000>; + interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH 0>; + clocks = <&infracfg_ao CLK_INFRA_AO_THERM>; + resets = <&infracfg_ao MT8195_INFRA_RST4_THERM_CTRL_MCU_SWRST>; + nvmem-cells = <&lvts_efuse_data1 &lvts_efuse_data2>; + nvmem-cell-names = "lvts-calib-data-1", "lvts-calib-data-2"; + #thermal-sensor-cells = <1>; + }; + xhci1: usb@11290000 { compatible = "mediatek,mt8195-xhci", "mediatek,mtk-xhci"; @@ -2387,4 +2410,110 @@ dp_tx: dp-tx@1c600000 { status = "disabled"; }; }; + + thermal_zones: thermal-zones { + cpu0-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_LITTLE_CPU0>; + trips { + cpu0_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu1-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_LITTLE_CPU1>; + trips { + cpu1_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu2-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_LITTLE_CPU2>; + trips { + cpu2_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu3-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_LITTLE_CPU3>; + trips { + cpu3_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu4-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_BIG_CPU0>; + trips { + cpu4_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu5-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_BIG_CPU1>; + trips { + cpu5_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu6-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_BIG_CPU2>; + trips { + cpu6_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu7-thermal { + polling-delay = <0>; + polling-delay-passive = <0>; + thermal-sensors = <&lvts_mcu MT8195_MCU_BIG_CPU3>; + trips { + cpu7_crit: trip-crit { + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + }; }; -- 2.34.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2023-01-24 13:17 UTC|newest] Thread overview: 114+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-01-24 13:17 [PATCH v11 0/6] Add LVTS thermal architecture bchihi 2023-01-24 13:17 ` bchihi 2023-01-24 13:17 ` [PATCH v11 1/6] thermal/drivers/mediatek: Relocate driver to mediatek folder bchihi 2023-01-24 13:17 ` bchihi 2023-01-24 15:37 ` AngeloGioacchino Del Regno 2023-01-24 15:37 ` AngeloGioacchino Del Regno 2023-01-25 15:02 ` Balsam CHIHI 2023-01-25 15:02 ` Balsam CHIHI 2023-01-24 13:17 ` [PATCH v11 2/6] dt-bindings/thermal/mediatek: Add LVTS thermal controllers dt-binding definition bchihi 2023-01-24 13:17 ` bchihi 2023-01-25 11:14 ` Daniel Lezcano 2023-01-25 11:14 ` Daniel Lezcano 2023-01-25 20:35 ` Rob Herring 2023-01-25 20:35 ` Rob Herring 2023-01-25 21:13 ` Daniel Lezcano 2023-01-25 21:13 ` Daniel Lezcano 2023-01-25 20:34 ` Rob Herring 2023-01-25 20:34 ` Rob Herring 2023-01-26 10:33 ` Balsam CHIHI 2023-01-26 10:33 ` Balsam CHIHI 2023-01-26 16:10 ` [PATCH v12 2/6] dt-bindings: thermal: mediatek: " bchihi 2023-01-26 16:10 ` bchihi 2023-01-27 22:10 ` Daniel Lezcano 2023-01-27 22:10 ` Daniel Lezcano 2023-01-28 10:50 ` Krzysztof Kozlowski 2023-01-28 10:50 ` Krzysztof Kozlowski 2023-01-30 10:49 ` Balsam CHIHI 2023-01-30 10:49 ` Balsam CHIHI 2023-01-28 10:48 ` Krzysztof Kozlowski 2023-01-28 10:48 ` Krzysztof Kozlowski 2023-01-30 10:40 ` Balsam CHIHI 2023-01-30 10:40 ` Balsam CHIHI 2023-01-30 11:18 ` Matthias Brugger 2023-01-30 11:18 ` Matthias Brugger 2023-01-30 12:19 ` Balsam CHIHI 2023-01-30 12:19 ` Balsam CHIHI 2023-01-30 16:07 ` Matthias Brugger 2023-01-30 16:07 ` Matthias Brugger 2023-01-31 16:53 ` Krzysztof Kozlowski 2023-01-31 16:53 ` Krzysztof Kozlowski 2023-01-31 17:01 ` Daniel Lezcano 2023-01-31 17:01 ` Daniel Lezcano 2023-01-31 14:04 ` [PATCH v3] dt-bindings: thermal: mediatek: Add LVTS thermal controllers bchihi 2023-01-31 14:04 ` bchihi 2023-02-01 7:46 ` Krzysztof Kozlowski 2023-02-01 7:46 ` Krzysztof Kozlowski 2023-02-01 13:34 ` Balsam CHIHI 2023-02-01 13:34 ` Balsam CHIHI 2023-02-01 13:37 ` Krzysztof Kozlowski 2023-02-01 13:37 ` Krzysztof Kozlowski 2023-02-01 13:56 ` Balsam CHIHI 2023-02-01 13:56 ` Balsam CHIHI 2023-03-07 13:42 ` [PATCH] thermal/drivers/mediatek/lvts_thermal: fix memcpy's number of bytes in lvts_calibration_init() bchihi 2023-03-07 13:42 ` bchihi 2023-03-08 9:10 ` AngeloGioacchino Del Regno 2023-03-08 9:10 ` AngeloGioacchino Del Regno 2023-03-09 12:37 ` Dan Carpenter 2023-03-09 12:37 ` Dan Carpenter 2023-01-24 13:17 ` [PATCH v11 3/6] arm64/dts/mt8195: Add efuse node to mt8195 bchihi 2023-01-24 13:17 ` bchihi 2023-01-25 14:25 ` Matthias Brugger 2023-01-25 14:25 ` Matthias Brugger 2023-01-25 15:04 ` Balsam CHIHI 2023-01-25 15:04 ` Balsam CHIHI 2023-01-24 13:17 ` [PATCH v11 4/6] thermal/drivers/mediatek: Add the Low Voltage Thermal Sensor driver bchihi 2023-01-24 13:17 ` bchihi 2023-01-24 15:31 ` AngeloGioacchino Del Regno 2023-01-24 15:31 ` AngeloGioacchino Del Regno 2023-01-25 15:06 ` Balsam CHIHI 2023-01-25 15:06 ` Balsam CHIHI 2023-01-31 15:38 ` [PATCH v12] thermal: drivers: mediatek: " bchihi 2023-01-31 15:38 ` bchihi 2023-02-01 3:09 ` kernel test robot 2023-02-01 3:09 ` kernel test robot 2023-02-01 7:47 ` Krzysztof Kozlowski 2023-02-01 7:47 ` Krzysztof Kozlowski 2023-02-01 15:14 ` Balsam CHIHI 2023-02-01 15:14 ` Balsam CHIHI 2023-02-01 7:55 ` Krzysztof Kozlowski 2023-02-01 7:55 ` Krzysztof Kozlowski 2023-02-01 16:46 ` Balsam CHIHI 2023-02-01 16:46 ` Balsam CHIHI 2023-02-01 16:59 ` Matthias Brugger 2023-02-01 16:59 ` Matthias Brugger 2023-02-03 10:35 ` Balsam CHIHI 2023-02-03 10:35 ` Balsam CHIHI 2023-02-01 17:12 ` Krzysztof Kozlowski 2023-02-01 17:12 ` Krzysztof Kozlowski 2023-02-03 11:06 ` Balsam CHIHI 2023-02-03 11:06 ` Balsam CHIHI 2023-02-06 14:07 ` Daniel Lezcano 2023-02-06 14:07 ` Daniel Lezcano 2023-02-06 14:30 ` Krzysztof Kozlowski 2023-02-06 14:30 ` Krzysztof Kozlowski 2023-02-06 14:38 ` Daniel Lezcano 2023-02-06 14:38 ` Daniel Lezcano 2023-02-06 14:32 ` Balsam CHIHI 2023-02-06 14:32 ` Balsam CHIHI 2023-01-24 13:17 ` bchihi [this message] 2023-01-24 13:17 ` [PATCH v11 5/6] arm64/dts/mt8195: Add thermal zones and thermal nodes bchihi 2023-01-24 15:36 ` AngeloGioacchino Del Regno 2023-01-24 15:36 ` AngeloGioacchino Del Regno 2023-01-25 15:10 ` Balsam CHIHI 2023-01-25 15:10 ` Balsam CHIHI 2023-01-25 19:09 ` Matthias Brugger 2023-01-25 19:09 ` Matthias Brugger 2023-01-26 9:43 ` Balsam CHIHI 2023-01-26 9:43 ` Balsam CHIHI 2023-01-31 15:37 ` [PATCH v12] arm64: dts: mediatek: mt8195: " bchihi 2023-01-31 15:37 ` bchihi 2023-01-24 13:17 ` [PATCH v11 6/6] arm64/dts/mt8195: Add temperature mitigation threshold bchihi 2023-01-24 13:17 ` bchihi 2023-01-24 15:36 ` AngeloGioacchino Del Regno 2023-01-24 15:36 ` AngeloGioacchino Del Regno
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20230124131717.128660-6-bchihi@baylibre.com \ --to=bchihi@baylibre.com \ --cc=amitk@kernel.org \ --cc=angelogioacchino.delregno@collabora.com \ --cc=daniel.lezcano@linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=james.lo@mediatek.com \ --cc=khilman@baylibre.com \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-mediatek@lists.infradead.org \ --cc=linux-pm@vger.kernel.org \ --cc=matthias.bgg@gmail.com \ --cc=p.zabel@pengutronix.de \ --cc=rafael@kernel.org \ --cc=rdunlap@infradead.org \ --cc=rex-bc.chen@mediatek.com \ --cc=robh+dt@kernel.org \ --cc=rui.zhang@intel.com \ --cc=ye.xingchen@zte.com.cn \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.