From: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com> To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <linus.walleij@linaro.org>, <catalin.marinas@arm.com>, <will@kernel.org>, <shawnguo@kernel.org>, <arnd@arndb.de>, <dmitry.baryshkov@linaro.org>, <marcel.ziswiler@toradex.com>, <nfraprado@collabora.com>, <robimarko@gmail.com>, <quic_gurus@quicinc.com>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-gpio@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org> Cc: Kathiravan T <quic_kathirav@quicinc.com> Subject: [PATCH V2 9/9] arm64: defconfig: Enable IPQ5332 SoC base configs Date: Mon, 30 Jan 2023 17:17:02 +0530 [thread overview] Message-ID: <20230130114702.20606-10-quic_kathirav@quicinc.com> (raw) In-Reply-To: <20230130114702.20606-1-quic_kathirav@quicinc.com> From: Kathiravan T <quic_kathirav@quicinc.com> Enable the clock and pinctrl related configs which are required for the bootup. Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com> --- Changed in V2: - No changes arch/arm64/configs/defconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 984553d55e17..4a18ea596b32 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -549,6 +549,7 @@ CONFIG_PINCTRL_IMX8ULP=y CONFIG_PINCTRL_IMX93=y CONFIG_PINCTRL_MSM=y CONFIG_PINCTRL_IPQ8074=y +CONFIG_PINCTRL_IPQ5332=y CONFIG_PINCTRL_IPQ6018=y CONFIG_PINCTRL_MSM8916=y CONFIG_PINCTRL_MSM8953=y @@ -1105,6 +1106,7 @@ CONFIG_QCOM_CLK_APCS_MSM8916=y CONFIG_QCOM_CLK_APCC_MSM8996=y CONFIG_QCOM_CLK_SMD_RPM=y CONFIG_QCOM_CLK_RPMH=y +CONFIG_IPQ_GCC_5332=y CONFIG_IPQ_GCC_6018=y CONFIG_IPQ_GCC_8074=y CONFIG_MSM_GCC_8916=y -- 2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com> To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <linus.walleij@linaro.org>, <catalin.marinas@arm.com>, <will@kernel.org>, <shawnguo@kernel.org>, <arnd@arndb.de>, <dmitry.baryshkov@linaro.org>, <marcel.ziswiler@toradex.com>, <nfraprado@collabora.com>, <robimarko@gmail.com>, <quic_gurus@quicinc.com>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-gpio@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org> Cc: Kathiravan T <quic_kathirav@quicinc.com> Subject: [PATCH V2 9/9] arm64: defconfig: Enable IPQ5332 SoC base configs Date: Mon, 30 Jan 2023 17:17:02 +0530 [thread overview] Message-ID: <20230130114702.20606-10-quic_kathirav@quicinc.com> (raw) In-Reply-To: <20230130114702.20606-1-quic_kathirav@quicinc.com> From: Kathiravan T <quic_kathirav@quicinc.com> Enable the clock and pinctrl related configs which are required for the bootup. Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com> --- Changed in V2: - No changes arch/arm64/configs/defconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 984553d55e17..4a18ea596b32 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -549,6 +549,7 @@ CONFIG_PINCTRL_IMX8ULP=y CONFIG_PINCTRL_IMX93=y CONFIG_PINCTRL_MSM=y CONFIG_PINCTRL_IPQ8074=y +CONFIG_PINCTRL_IPQ5332=y CONFIG_PINCTRL_IPQ6018=y CONFIG_PINCTRL_MSM8916=y CONFIG_PINCTRL_MSM8953=y @@ -1105,6 +1106,7 @@ CONFIG_QCOM_CLK_APCS_MSM8916=y CONFIG_QCOM_CLK_APCC_MSM8996=y CONFIG_QCOM_CLK_SMD_RPM=y CONFIG_QCOM_CLK_RPMH=y +CONFIG_IPQ_GCC_5332=y CONFIG_IPQ_GCC_6018=y CONFIG_IPQ_GCC_8074=y CONFIG_MSM_GCC_8916=y -- 2.17.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2023-01-30 11:49 UTC|newest] Thread overview: 45+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-01-30 11:46 [PATCH V2 0/9] Add minimal boot support for IPQ5332 Kathiravan Thirumoorthy 2023-01-30 11:46 ` Kathiravan Thirumoorthy 2023-01-30 11:46 ` [PATCH V2 1/9] dt-bindings: pinctrl: qcom: add IPQ5332 pinctrl Kathiravan Thirumoorthy 2023-01-30 11:46 ` Kathiravan Thirumoorthy 2023-01-31 19:31 ` Krzysztof Kozlowski 2023-01-31 19:31 ` Krzysztof Kozlowski 2023-01-30 11:46 ` [PATCH V2 2/9] pinctrl: qcom: Introduce IPQ5332 TLMM driver Kathiravan Thirumoorthy 2023-01-30 11:46 ` Kathiravan Thirumoorthy 2023-01-30 11:46 ` [PATCH V2 3/9] clk: qcom: Add STROMER PLUS PLL type for IPQ5332 Kathiravan Thirumoorthy 2023-01-30 11:46 ` Kathiravan Thirumoorthy 2023-01-30 11:46 ` [PATCH V2 4/9] dt-bindings: clock: Add Qualcomm IPQ5332 GCC Kathiravan Thirumoorthy 2023-01-30 11:46 ` Kathiravan Thirumoorthy 2023-01-31 19:28 ` Krzysztof Kozlowski 2023-01-31 19:28 ` Krzysztof Kozlowski 2023-01-31 21:06 ` Stephen Boyd 2023-01-31 21:06 ` Stephen Boyd 2023-01-30 11:46 ` [PATCH V2 5/9] clk: qcom: add Global Clock controller (GCC) driver for IPQ5332 SoC Kathiravan Thirumoorthy 2023-01-31 21:09 ` Stephen Boyd 2023-01-31 21:09 ` Stephen Boyd 2023-02-01 5:45 ` Kathiravan T 2023-02-01 5:45 ` Kathiravan T 2023-02-01 5:46 ` Kathiravan T 2023-02-01 5:46 ` Kathiravan T 2023-01-30 11:46 ` [PATCH V2 6/9] dt-bindings: qcom: add ipq5332 boards Kathiravan Thirumoorthy 2023-01-30 11:46 ` Kathiravan Thirumoorthy 2023-01-31 19:29 ` Krzysztof Kozlowski 2023-01-31 19:29 ` Krzysztof Kozlowski 2023-01-30 11:47 ` [PATCH V2 7/9] dt-bindings: firmware: qcom,scm: document IPQ5332 SCM Kathiravan Thirumoorthy 2023-01-30 11:47 ` Kathiravan Thirumoorthy 2023-01-30 11:47 ` [PATCH V2 8/9] arm64: dts: qcom: add IPQ5332 SoC and MI01.2 board support Kathiravan Thirumoorthy 2023-01-30 11:47 ` Kathiravan Thirumoorthy 2023-01-30 12:25 ` Konrad Dybcio 2023-01-30 12:25 ` Konrad Dybcio 2023-02-01 5:37 ` Kathiravan T 2023-02-01 5:37 ` Kathiravan T 2023-01-31 19:26 ` Krzysztof Kozlowski 2023-01-31 19:26 ` Krzysztof Kozlowski 2023-02-01 5:40 ` Kathiravan T 2023-02-01 5:40 ` Kathiravan T 2023-01-30 11:47 ` Kathiravan Thirumoorthy [this message] 2023-01-30 11:47 ` [PATCH V2 9/9] arm64: defconfig: Enable IPQ5332 SoC base configs Kathiravan Thirumoorthy 2023-01-31 19:27 ` [PATCH V2 0/9] Add minimal boot support for IPQ5332 Krzysztof Kozlowski 2023-01-31 19:27 ` Krzysztof Kozlowski 2023-02-01 5:43 ` Kathiravan T 2023-02-01 5:43 ` Kathiravan T
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20230130114702.20606-10-quic_kathirav@quicinc.com \ --to=quic_kathirav@quicinc.com \ --cc=agross@kernel.org \ --cc=andersson@kernel.org \ --cc=arnd@arndb.de \ --cc=catalin.marinas@arm.com \ --cc=devicetree@vger.kernel.org \ --cc=dmitry.baryshkov@linaro.org \ --cc=konrad.dybcio@linaro.org \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linus.walleij@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-gpio@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=marcel.ziswiler@toradex.com \ --cc=mturquette@baylibre.com \ --cc=nfraprado@collabora.com \ --cc=quic_gurus@quicinc.com \ --cc=robh+dt@kernel.org \ --cc=robimarko@gmail.com \ --cc=sboyd@kernel.org \ --cc=shawnguo@kernel.org \ --cc=will@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.