From: Alexandre Mergnat <amergnat@baylibre.com> To: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>, Rob Herring <robh+dt@kernel.org>, Matthias Brugger <matthias.bgg@gmail.com>, Yong Wu <yong.wu@mediatek.com>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Cc: linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, Alexandre Mergnat <amergnat@baylibre.com>, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Subject: [PATCH 6/6] arm64: dts: mediatek: add iommu support for mt8365 SoC Date: Tue, 07 Mar 2023 14:46:31 +0100 [thread overview] Message-ID: <20230207-iommu-support-v1-6-4f0c81fd52c1@baylibre.com> (raw) In-Reply-To: <20230207-iommu-support-v1-0-4f0c81fd52c1@baylibre.com> Add iommu support in the SoC DTS using the 4 local arbiters (LARBs) Signed-off-by: Alexandre Mergnat <amergnat@baylibre.com> --- arch/arm64/boot/dts/mediatek/mt8365.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8365.dtsi b/arch/arm64/boot/dts/mediatek/mt8365.dtsi index db0b897f58bb..c713471c59dc 100644 --- a/arch/arm64/boot/dts/mediatek/mt8365.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8365.dtsi @@ -456,6 +456,14 @@ sysirq: interrupt-controller@10200a80 { reg = <0 0x10200a80 0 0x20>; }; + iommu: iommu@10205000 { + compatible = "mediatek,mt8365-m4u"; + reg = <0 0x10205000 0 0x1000>; + interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_LOW>; + mediatek,larbs = <&larb0>, <&larb1>, <&larb2>, <&larb3>; + #iommu-cells = <1>; + }; + infracfg_nao: infracfg@1020e000 { compatible = "mediatek,mt8365-infracfg", "syscon"; reg = <0 0x1020e000 0 0x1000>; -- b4 0.10.1
WARNING: multiple messages have this Message-ID (diff)
From: Alexandre Mergnat <amergnat@baylibre.com> To: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>, Rob Herring <robh+dt@kernel.org>, Matthias Brugger <matthias.bgg@gmail.com>, Yong Wu <yong.wu@mediatek.com>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Cc: linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, Alexandre Mergnat <amergnat@baylibre.com>, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Subject: [PATCH 6/6] arm64: dts: mediatek: add iommu support for mt8365 SoC Date: Tue, 07 Mar 2023 14:46:31 +0100 [thread overview] Message-ID: <20230207-iommu-support-v1-6-4f0c81fd52c1@baylibre.com> (raw) In-Reply-To: <20230207-iommu-support-v1-0-4f0c81fd52c1@baylibre.com> Add iommu support in the SoC DTS using the 4 local arbiters (LARBs) Signed-off-by: Alexandre Mergnat <amergnat@baylibre.com> --- arch/arm64/boot/dts/mediatek/mt8365.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8365.dtsi b/arch/arm64/boot/dts/mediatek/mt8365.dtsi index db0b897f58bb..c713471c59dc 100644 --- a/arch/arm64/boot/dts/mediatek/mt8365.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8365.dtsi @@ -456,6 +456,14 @@ sysirq: interrupt-controller@10200a80 { reg = <0 0x10200a80 0 0x20>; }; + iommu: iommu@10205000 { + compatible = "mediatek,mt8365-m4u"; + reg = <0 0x10205000 0 0x1000>; + interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_LOW>; + mediatek,larbs = <&larb0>, <&larb1>, <&larb2>, <&larb3>; + #iommu-cells = <1>; + }; + infracfg_nao: infracfg@1020e000 { compatible = "mediatek,mt8365-infracfg", "syscon"; reg = <0 0x1020e000 0 0x1000>; -- b4 0.10.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2023-03-07 13:48 UTC|newest] Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-03-07 13:46 [PATCH 0/6] Add IOMMU support to MT8365 SoC Alexandre Mergnat 2023-03-07 13:46 ` Alexandre Mergnat 2023-03-07 13:46 ` [PATCH 1/6] dt-bindings: memory-controllers: mediatek,smi-common: add mt8365 Alexandre Mergnat 2023-03-07 13:46 ` Alexandre Mergnat 2023-03-07 13:46 ` [PATCH 2/6] dt-bindings: memory-controllers: mediatek,smi-larb: " Alexandre Mergnat 2023-03-07 13:46 ` Alexandre Mergnat 2023-03-08 10:30 ` Krzysztof Kozlowski 2023-03-08 10:30 ` Krzysztof Kozlowski 2023-03-08 10:31 ` Krzysztof Kozlowski 2023-03-08 10:31 ` Krzysztof Kozlowski 2023-03-07 13:46 ` [PATCH 3/6] arm64: dts: mediatek: add power domain support for mt8365 SoC Alexandre Mergnat 2023-03-07 13:46 ` Alexandre Mergnat 2023-03-07 13:46 ` [PATCH 4/6] arm64: dts: mediatek: add smi " Alexandre Mergnat 2023-03-07 13:46 ` Alexandre Mergnat 2023-03-07 13:46 ` [PATCH 5/6] arm64: dts: mediatek: add larb " Alexandre Mergnat 2023-03-07 13:46 ` Alexandre Mergnat 2023-03-07 13:46 ` Alexandre Mergnat [this message] 2023-03-07 13:46 ` [PATCH 6/6] arm64: dts: mediatek: add iommu " Alexandre Mergnat
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20230207-iommu-support-v1-6-4f0c81fd52c1@baylibre.com \ --to=amergnat@baylibre.com \ --cc=angelogioacchino.delregno@collabora.com \ --cc=devicetree@vger.kernel.org \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=krzysztof.kozlowski@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-mediatek@lists.infradead.org \ --cc=matthias.bgg@gmail.com \ --cc=robh+dt@kernel.org \ --cc=yong.wu@mediatek.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.