From: Biju Das <biju.das.jz@bp.renesas.com>
To: cip-dev@lists.cip-project.org,
Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
Pavel Machek <pavel@denx.de>
Cc: Biju Das <biju.das.jz@bp.renesas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: [PATCH 6.1.y-cip 07/20] arm64: dts: renesas: r9a07g044: Add vspd node
Date: Tue, 5 Sep 2023 17:07:24 +0100 [thread overview]
Message-ID: <20230905160737.167877-8-biju.das.jz@bp.renesas.com> (raw)
In-Reply-To: <20230905160737.167877-1-biju.das.jz@bp.renesas.com>
commit 9af677e0747965f30b6c3540d464d34e22da5336 upstream.
Add vspd node to RZ/G2L SoC DTSI.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230411100346.299768-4-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
---
arch/arm64/boot/dts/renesas/r9a07g044.dtsi | 13 +++++++++++++
1 file changed, 13 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
index f6b296608b0d..2d2452c5dc9a 100644
--- a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
@@ -688,6 +688,19 @@ sbc: spi@10060000 {
status = "disabled";
};
+ vspd: vsp@10870000 {
+ compatible = "renesas,r9a07g044-vsp2";
+ reg = <0 0x10870000 0 0x10000>;
+ interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD R9A07G044_LCDC_CLK_A>,
+ <&cpg CPG_MOD R9A07G044_LCDC_CLK_P>,
+ <&cpg CPG_MOD R9A07G044_LCDC_CLK_D>;
+ clock-names = "aclk", "pclk", "vclk";
+ power-domains = <&cpg>;
+ resets = <&cpg R9A07G044_LCDC_RESET_N>;
+ renesas,fcp = <&fcpvd>;
+ };
+
fcpvd: fcp@10880000 {
compatible = "renesas,r9a07g044-fcpvd",
"renesas,fcpv";
--
2.25.1
next prev parent reply other threads:[~2023-09-05 16:08 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-09-05 16:07 [PATCH 6.1.y-cip 00/20] Add Renesas RZ/G2L DSI,VSP,FCP support Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 01/20] dt-bindings: display: bridge: Document RZ/G2L MIPI DSI TX bindings Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 02/20] dt-bindings: display: bridge: renesas,rzg2l-mipi-dsi: Document RZ/V2L support Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 03/20] drm: rcar-du: Add RZ/G2L DSI driver Biju Das
2023-09-06 8:41 ` Pavel Machek
2023-09-06 9:22 ` Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 04/20] drm: rcar-du: Fix Kconfig dependency between DRM and RZG2L_MIPI_DSI Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 05/20] drm: rcar-du: rzg2l_mipi_dsi: Enhance device lanes check Biju Das
2023-09-06 8:46 ` Pavel Machek
2023-09-06 9:07 ` [cip-dev] " Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 06/20] arm64: dts: renesas: r9a07g044: Add fcpvd node Biju Das
2023-09-05 16:07 ` Biju Das [this message]
2023-09-05 16:07 ` [PATCH 6.1.y-cip 08/20] arm64: dts: renesas: r9a07g044: Add DSI node Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 09/20] arm64: dts: renesas: r9a07g054: Add fcpvd node Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 10/20] arm64: dts: renesas: r9a07g054: Add vspd node Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 11/20] arm64: dts: renesas: r9a07g054: Add DSI node Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 12/20] arm64: dts: renesas: rzg2l-smarc: Link DSI with ADV7535 Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 13/20] arm64: dts: renesas: rzg2lc-smarc: " Biju Das
2023-09-06 8:18 ` Pavel Machek
2023-09-06 8:23 ` Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 14/20] arm64: defconfig: Enable Renesas RZ/G2L MIPI DSI driver Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 15/20] drm: renesas: Add RZ/G2L DU Support Biju Das
2023-09-06 0:23 ` nobuhiro1.iwamatsu
2023-09-06 5:40 ` Biju Das
2023-09-06 5:45 ` nobuhiro1.iwamatsu
2023-09-06 12:20 ` Pavel Machek
2023-09-05 16:07 ` [PATCH 6.1.y-cip 16/20] arm64: dts: renesas: r9a07g044: Add DU node Biju Das
2023-09-05 23:39 ` nobuhiro1.iwamatsu
2023-09-06 5:42 ` Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 17/20] arm64: dts: renesas: r9a07g054: " Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 18/20] arm64: dts: renesas: rzg2l-smarc: Enable DU and link with DSI Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 19/20] arm64: dts: renesas: rzg2lc-smarc: " Biju Das
2023-09-05 16:07 ` [PATCH 6.1.y-cip 20/20] defconfig: Enable display on RZ/G2L SMARC EVK Biju Das
2023-09-06 8:47 ` [PATCH 6.1.y-cip 00/20] Add Renesas RZ/G2L DSI,VSP,FCP support Pavel Machek
2023-09-06 10:44 ` nobuhiro1.iwamatsu
2023-09-06 12:08 ` Pavel Machek
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230905160737.167877-8-biju.das.jz@bp.renesas.com \
--to=biju.das.jz@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=pavel@denx.de \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.