From: Prabhakar <prabhakar.csengg@gmail.com> To: Geert Uytterhoeven <geert+renesas@glider.be>, Magnus Damm <magnus.damm@gmail.com>, Conor Dooley <conor+dt@kernel.org>, Paul Walmsley <paul.walmsley@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu> Cc: Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Biju Das <biju.das.jz@bp.renesas.com>, Prabhakar <prabhakar.csengg@gmail.com>, Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Subject: [PATCH 0/5] Enable peripherals on RZ/Five SMARC EVK Date: Fri, 29 Sep 2023 01:06:59 +0100 [thread overview] Message-ID: <20230929000704.53217-1-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw) From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Hi All, This patch series does the following: * Adds L2 cache node and marks the SoC as noncoherent * Enables IP blocks which were explicitly disabled and for which support is present * Enables the configs required for RZ/Five SoC Cheers, Prabhakar Lad Prabhakar (5): riscv: dts: renesas: r9a07g043f: Add L2 cache node riscv: dts: renesas: r9a07g043f: Add dma-noncoherent property riscv: dts: renesas: rzfive-smarc: Enable the blocks which were explicitly disabled riscv: dts: renesas: rzfive-smarc: Drop dma properties from SSI1 node riscv: configs: defconfig: Enable configs required for RZ/Five SoC arch/riscv/boot/dts/renesas/r9a07g043f.dtsi | 13 +++++ .../boot/dts/renesas/rzfive-smarc-som.dtsi | 23 -------- arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi | 55 +------------------ arch/riscv/configs/defconfig | 52 ++++++++++++++++++ 4 files changed, 67 insertions(+), 76 deletions(-) -- 2.34.1
WARNING: multiple messages have this Message-ID (diff)
From: Prabhakar <prabhakar.csengg@gmail.com> To: Geert Uytterhoeven <geert+renesas@glider.be>, Magnus Damm <magnus.damm@gmail.com>, Conor Dooley <conor+dt@kernel.org>, Paul Walmsley <paul.walmsley@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu> Cc: Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Biju Das <biju.das.jz@bp.renesas.com>, Prabhakar <prabhakar.csengg@gmail.com>, Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Subject: [PATCH 0/5] Enable peripherals on RZ/Five SMARC EVK Date: Fri, 29 Sep 2023 01:06:59 +0100 [thread overview] Message-ID: <20230929000704.53217-1-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw) From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Hi All, This patch series does the following: * Adds L2 cache node and marks the SoC as noncoherent * Enables IP blocks which were explicitly disabled and for which support is present * Enables the configs required for RZ/Five SoC Cheers, Prabhakar Lad Prabhakar (5): riscv: dts: renesas: r9a07g043f: Add L2 cache node riscv: dts: renesas: r9a07g043f: Add dma-noncoherent property riscv: dts: renesas: rzfive-smarc: Enable the blocks which were explicitly disabled riscv: dts: renesas: rzfive-smarc: Drop dma properties from SSI1 node riscv: configs: defconfig: Enable configs required for RZ/Five SoC arch/riscv/boot/dts/renesas/r9a07g043f.dtsi | 13 +++++ .../boot/dts/renesas/rzfive-smarc-som.dtsi | 23 -------- arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi | 55 +------------------ arch/riscv/configs/defconfig | 52 ++++++++++++++++++ 4 files changed, 67 insertions(+), 76 deletions(-) -- 2.34.1 _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next reply other threads:[~2023-09-29 0:07 UTC|newest] Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-09-29 0:06 Prabhakar [this message] 2023-09-29 0:06 ` [PATCH 0/5] Enable peripherals on RZ/Five SMARC EVK Prabhakar 2023-09-29 0:07 ` [PATCH 1/5] riscv: dts: renesas: r9a07g043f: Add L2 cache node Prabhakar 2023-09-29 0:07 ` Prabhakar 2023-10-03 12:23 ` Geert Uytterhoeven 2023-10-03 12:23 ` Geert Uytterhoeven 2023-09-29 0:07 ` [PATCH 2/5] riscv: dts: renesas: r9a07g043f: Add dma-noncoherent property Prabhakar 2023-09-29 0:07 ` Prabhakar 2023-10-03 12:24 ` Geert Uytterhoeven 2023-10-03 12:24 ` Geert Uytterhoeven 2023-09-29 0:07 ` [PATCH 3/5] riscv: dts: renesas: rzfive-smarc: Enable the blocks which were explicitly disabled Prabhakar 2023-09-29 0:07 ` Prabhakar 2023-10-03 12:28 ` Geert Uytterhoeven 2023-10-03 12:28 ` Geert Uytterhoeven 2023-10-03 12:37 ` Lad, Prabhakar 2023-10-03 12:37 ` Lad, Prabhakar 2023-09-29 0:07 ` [PATCH 4/5] riscv: dts: renesas: rzfive-smarc: Drop dma properties from SSI1 node Prabhakar 2023-09-29 0:07 ` Prabhakar 2023-09-29 0:30 ` Samuel Holland 2023-09-29 0:30 ` Samuel Holland 2023-09-29 8:35 ` Lad, Prabhakar 2023-09-29 8:35 ` Lad, Prabhakar 2023-09-29 0:07 ` [PATCH 5/5] riscv: configs: defconfig: Enable configs required for RZ/Five SoC Prabhakar 2023-09-29 0:07 ` Prabhakar 2023-09-29 14:14 ` Conor Dooley 2023-09-29 14:14 ` Conor Dooley 2023-09-29 14:45 ` Lad, Prabhakar 2023-09-29 14:45 ` Lad, Prabhakar 2023-10-03 12:34 ` Geert Uytterhoeven 2023-10-03 12:34 ` Geert Uytterhoeven 2023-10-27 22:11 ` Palmer Dabbelt 2023-10-27 22:11 ` Palmer Dabbelt 2023-10-28 21:27 ` Samuel Holland 2023-10-28 21:27 ` Samuel Holland 2023-10-29 8:00 ` Geert Uytterhoeven 2023-10-29 8:00 ` Geert Uytterhoeven 2023-11-02 20:20 ` [PATCH 0/5] Enable peripherals on RZ/Five SMARC EVK patchwork-bot+linux-riscv 2023-11-02 20:20 ` patchwork-bot+linux-riscv
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20230929000704.53217-1-prabhakar.mahadev-lad.rj@bp.renesas.com \ --to=prabhakar.csengg@gmail.com \ --cc=aou@eecs.berkeley.edu \ --cc=biju.das.jz@bp.renesas.com \ --cc=conor+dt@kernel.org \ --cc=devicetree@vger.kernel.org \ --cc=geert+renesas@glider.be \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=magnus.damm@gmail.com \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \ --cc=robh+dt@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.