From: Chris Morgan <macroalpha82@gmail.com> To: linux-rockchip@lists.infradead.org Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, sboyd@kernel.org, mturquette@baylibre.com, heiko@sntech.de, conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh+dt@kernel.org, Chris Morgan <macromorgan@hotmail.com> Subject: [PATCH 1/3] clk: rockchip: rk3568: Add PLL rate for 292.5MHz Date: Wed, 18 Oct 2023 10:33:55 -0500 [thread overview] Message-ID: <20231018153357.343142-2-macroalpha82@gmail.com> (raw) In-Reply-To: <20231018153357.343142-1-macroalpha82@gmail.com> From: Chris Morgan <macromorgan@hotmail.com> Add support for a PLL rate of 292.5MHz so that the Powkiddy RGB30 panel can run at a requested 60hz (59.96, close enough). I have confirmed this rate fits with all the constraints listed in the TRM for the VPLL (as an integer PLL) in Part 1 "Chapter 2 Clock & Reset Unit (CRU)." Signed-off-by: Chris Morgan <macromorgan@hotmail.com> --- drivers/clk/rockchip/clk-rk3568.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/clk/rockchip/clk-rk3568.c b/drivers/clk/rockchip/clk-rk3568.c index 16dabe2b9c47..db713e1526cd 100644 --- a/drivers/clk/rockchip/clk-rk3568.c +++ b/drivers/clk/rockchip/clk-rk3568.c @@ -72,6 +72,7 @@ static struct rockchip_pll_rate_table rk3568_pll_rates[] = { RK3036_PLL_RATE(408000000, 1, 68, 2, 2, 1, 0), RK3036_PLL_RATE(312000000, 1, 78, 6, 1, 1, 0), RK3036_PLL_RATE(297000000, 2, 99, 4, 1, 1, 0), + RK3036_PLL_RATE(292500000, 1, 195, 4, 4, 1, 0), RK3036_PLL_RATE(241500000, 2, 161, 4, 2, 1, 0), RK3036_PLL_RATE(216000000, 1, 72, 4, 2, 1, 0), RK3036_PLL_RATE(200000000, 1, 100, 3, 4, 1, 0), -- 2.34.1
WARNING: multiple messages have this Message-ID (diff)
From: Chris Morgan <macroalpha82@gmail.com> To: linux-rockchip@lists.infradead.org Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, sboyd@kernel.org, mturquette@baylibre.com, heiko@sntech.de, conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh+dt@kernel.org, Chris Morgan <macromorgan@hotmail.com> Subject: [PATCH 1/3] clk: rockchip: rk3568: Add PLL rate for 292.5MHz Date: Wed, 18 Oct 2023 10:33:55 -0500 [thread overview] Message-ID: <20231018153357.343142-2-macroalpha82@gmail.com> (raw) In-Reply-To: <20231018153357.343142-1-macroalpha82@gmail.com> From: Chris Morgan <macromorgan@hotmail.com> Add support for a PLL rate of 292.5MHz so that the Powkiddy RGB30 panel can run at a requested 60hz (59.96, close enough). I have confirmed this rate fits with all the constraints listed in the TRM for the VPLL (as an integer PLL) in Part 1 "Chapter 2 Clock & Reset Unit (CRU)." Signed-off-by: Chris Morgan <macromorgan@hotmail.com> --- drivers/clk/rockchip/clk-rk3568.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/clk/rockchip/clk-rk3568.c b/drivers/clk/rockchip/clk-rk3568.c index 16dabe2b9c47..db713e1526cd 100644 --- a/drivers/clk/rockchip/clk-rk3568.c +++ b/drivers/clk/rockchip/clk-rk3568.c @@ -72,6 +72,7 @@ static struct rockchip_pll_rate_table rk3568_pll_rates[] = { RK3036_PLL_RATE(408000000, 1, 68, 2, 2, 1, 0), RK3036_PLL_RATE(312000000, 1, 78, 6, 1, 1, 0), RK3036_PLL_RATE(297000000, 2, 99, 4, 1, 1, 0), + RK3036_PLL_RATE(292500000, 1, 195, 4, 4, 1, 0), RK3036_PLL_RATE(241500000, 2, 161, 4, 2, 1, 0), RK3036_PLL_RATE(216000000, 1, 72, 4, 2, 1, 0), RK3036_PLL_RATE(200000000, 1, 100, 3, 4, 1, 0), -- 2.34.1 _______________________________________________ Linux-rockchip mailing list Linux-rockchip@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-rockchip
next prev parent reply other threads:[~2023-10-18 15:34 UTC|newest] Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-10-18 15:33 [PATCH 0/3] Fixes for RGB30 Chris Morgan 2023-10-18 15:33 ` Chris Morgan 2023-10-18 15:33 ` Chris Morgan [this message] 2023-10-18 15:33 ` [PATCH 1/3] clk: rockchip: rk3568: Add PLL rate for 292.5MHz Chris Morgan 2023-10-18 15:33 ` [PATCH 2/3] arm64: dts: rockchip: Update VPLL Frequency for RGB30 Chris Morgan 2023-10-18 15:33 ` Chris Morgan 2023-10-18 15:33 ` [PATCH 3/3] arm64: dts: rockchip: Remove UART2 from RGB30 Chris Morgan 2023-10-18 15:33 ` Chris Morgan 2024-03-30 13:13 ` Ahmad Fatoum 2024-03-30 13:13 ` Ahmad Fatoum 2024-03-30 15:34 ` Chris Morgan 2024-03-30 15:34 ` Chris Morgan 2024-04-02 9:27 ` Ahmad Fatoum 2024-04-02 9:27 ` Ahmad Fatoum 2023-10-19 8:54 ` [PATCH 0/3] Fixes for RGB30 Heiko Stuebner 2023-10-19 8:54 ` Heiko Stuebner
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20231018153357.343142-2-macroalpha82@gmail.com \ --to=macroalpha82@gmail.com \ --cc=conor+dt@kernel.org \ --cc=devicetree@vger.kernel.org \ --cc=heiko@sntech.de \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-rockchip@lists.infradead.org \ --cc=macromorgan@hotmail.com \ --cc=mturquette@baylibre.com \ --cc=robh+dt@kernel.org \ --cc=sboyd@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.