All of lore.kernel.org
 help / color / mirror / Atom feed
From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
To: cip-dev@lists.cip-project.org,
	Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
	Pavel Machek <pavel@denx.de>
Cc: Biju Das <biju.das.jz@bp.renesas.com>,
	Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: [PATCH RFC 01/30] arm64: dts: renesas: rzg2ul-smarc: Drop including RZ/G2UL SoM DTSI
Date: Wed, 20 Dec 2023 23:06:17 +0000	[thread overview]
Message-ID: <20231220230646.219816-2-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw)
In-Reply-To: <20231220230646.219816-1-prabhakar.mahadev-lad.rj@bp.renesas.com>

Drop including RZ/G2UL SoM DTSI in carrier board DTSI as the top level
board DTS file r9a07g043u11-smarc.dts includes both of them. Upstream
commit 53072ba67e534ddd208697d3465004738f1d4d61 ("arm64: dts: renesas:
rzg2ul-smarc: Include SoM DTSI into board DTS") already did this change
but it was re-introduced in below commit (for v6.1-cip):

ce658d9231044 ("arm64: dts: renesas: rzg2ul-smarc: Enable SCI0")

This change is in preparation for adding the Renesas RZ/Five RISC-V SoC.
Without this patch when re-using the RZ/G2UL DTS/I for the SMARC RZ/Five
board we see below build issues:

  DTC     arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb
./scripts/dtc/include-prefixes/arm64/renesas/rzg2ul-smarc-som.dtsi:106.23-124.4:
ERROR (phandle_references): /soc/ethernet@11c30000/ethernet-phy@7: Reference to non-existent node or label "irqc"

  also defined at arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi:20.23-23.4
  also defined at ./scripts/dtc/include-prefixes/arm64/renesas/rzg2ul-smarc-som.dtsi:106.23-124.4
ERROR: Input tree has errors, aborting (use -f to force output)
make[2]: *** [scripts/Makefile.lib:406: arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dtb] Error 2
make[1]: *** [scripts/Makefile.build:500: arch/riscv/boot/dts/renesas] Error

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
 arch/arm64/boot/dts/renesas/rzg2ul-smarc.dtsi | 1 -
 1 file changed, 1 deletion(-)

diff --git a/arch/arm64/boot/dts/renesas/rzg2ul-smarc.dtsi b/arch/arm64/boot/dts/renesas/rzg2ul-smarc.dtsi
index 669703b0c7cb..019bab4ce8e4 100644
--- a/arch/arm64/boot/dts/renesas/rzg2ul-smarc.dtsi
+++ b/arch/arm64/boot/dts/renesas/rzg2ul-smarc.dtsi
@@ -8,7 +8,6 @@
 /* Please set this macro to 1 for enabling SCI0 on PMOD1 */
 #define PMOD_SCI0_EN	0
 
-#include "rzg2ul-smarc-som.dtsi"
 #include "rzg2ul-smarc-pinfunction.dtsi"
 #include "rz-smarc-common.dtsi"
 
-- 
2.34.1



  reply	other threads:[~2023-12-20 23:06 UTC|newest]

Thread overview: 46+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-12-20 23:06 [PATCH RFC 00/30] Add support for Renesas RZ/Five RISC-V SoC Lad Prabhakar
2023-12-20 23:06 ` Lad Prabhakar [this message]
2023-12-20 23:06 ` [PATCH RFC 02/30] arm64: dts: renesas: rzg2ul: Move PMOD_SCI0_EN macro to board DTS Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 03/30] mmc: host: Kconfig: Make MMC_SDHI_INTERNAL_DMAC config option dependant on ARCH_RENESAS Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 04/30] clocksource/drivers/riscv: Increase the clock source rating Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 05/30] clocksource/drivers/riscv: Get rid of clocksource_arch_init() callback Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 06/30] riscv: Kconfig: Enable cpufreq kconfig menu Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 07/30] dt-bindings: riscv: Sort the CPU core list alphabetically Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 08/30] dt-bindings: riscv: Add Andes AX45MP core to the list Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 09/30] riscv: mm: mark noncoherent_supported as __ro_after_init Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 10/30] riscv: dma-mapping: only invalidate after DMA, not flush Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 11/30] riscv: dma-mapping: skip invalidation before bidirectional DMA Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 12/30] riscv: dma-mapping: switch over to generic implementation Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 13/30] riscv: asm: vendorid_list: Add Andes Technology to the vendors list Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 14/30] riscv: errata: Add Andes alternative ports Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 15/30] riscv: mm: dma-noncoherent: nonstandard cache operations support Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 16/30] dt-bindings: cache: andestech,ax45mp-cache: Add DT binding documentation for L2 cache controller Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 17/30] cache: Add L2 cache management for Andes AX45MP RISC-V core Lad Prabhakar
2023-12-26 18:32   ` Pavel Machek
2023-12-27 15:50     ` Prabhakar Mahadev Lad
2023-12-26 18:36   ` Pavel Machek
2023-12-27 16:07     ` Prabhakar Mahadev Lad
2023-12-20 23:06 ` [PATCH RFC 18/30] soc: renesas: Kconfig: Select the required configs for RZ/Five SoC Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 19/30] riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 20/30] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 21/30] riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVK Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 22/30] riscv: dts: renesas: r9a07g043f/rzfive-smarc-som: Enable ADC/OPP/Thermal Zones/TSU Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 23/30] riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 24/30] riscv: dts: renesas: rzfive-smarc-som: Enable WDT Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 25/30] riscv: dts: renesas: rzfive-smarc-som: Enable OSTM nodes Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 26/30] riscv: dts: renesas: rzfive-smarc-som: Drop PHY interrupt support for ETH{0,1} Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 27/30] riscv: dts: renesas: Clean up dtbs_check W=1 warning due to empty phy node Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 28/30] riscv: dts: renesas: r9a07g043f: Add L2 cache node Lad Prabhakar
2023-12-26 18:37   ` Pavel Machek
2023-12-27 16:08     ` Prabhakar Mahadev Lad
2023-12-20 23:06 ` [PATCH RFC 29/30] riscv: dts: renesas: r9a07g043f: Add dma-noncoherent property Lad Prabhakar
2023-12-20 23:06 ` [PATCH RFC 30/30] riscv: dts: renesas: rzfive-smarc: Enable the blocks which were explicitly disabled Lad Prabhakar
2023-12-26 18:30 ` [PATCH RFC 00/30] Add support for Renesas RZ/Five RISC-V SoC Pavel Machek
2023-12-27 15:40   ` Prabhakar Mahadev Lad
2023-12-26 18:38 ` Pavel Machek
2023-12-27 16:18   ` Prabhakar Mahadev Lad
2024-01-02  8:09     ` Jan Kiszka
2024-01-02 14:14       ` [cip-dev] " Chris Paterson
2024-01-02 16:40         ` Jan Kiszka
2024-01-02 22:09           ` Prabhakar Mahadev Lad
2024-01-03 10:20             ` Jan Kiszka

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20231220230646.219816-2-prabhakar.mahadev-lad.rj@bp.renesas.com \
    --to=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=biju.das.jz@bp.renesas.com \
    --cc=cip-dev@lists.cip-project.org \
    --cc=nobuhiro1.iwamatsu@toshiba.co.jp \
    --cc=pavel@denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.