From: Bjorn Andersson <andersson@kernel.org>
To: arm@kernel.org, soc@kernel.org
Cc: linux-arm-msm@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
Andy Gross <agross@kernel.org>, Arnd Bergmann <arnd@arndb.de>,
Olof Johansson <olof@lixom.net>,
Kevin Hilman <khilman@baylibre.com>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Johan Hovold <johan+linaro@kernel.org>,
Abel Vesa <abel.vesa@linaro.org>, Chukun Pan <amadeus@jmu.edu.cn>,
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Subject: [GIT PULL] A few more Qualcomm Arm64 DeviceTree updates for v6.8
Date: Sat, 30 Dec 2023 19:41:06 -0800 [thread overview]
Message-ID: <20231231034108.3262678-1-andersson@kernel.org> (raw)
The following changes since commit b7b9a6aa7aea2bcba2d35d65e4ce2913115485a3:
arm64: dts: qcom: sc8180x-primus: Allow UFS regulators load/mode setting (2023-12-17 14:28:17 -0600)
are available in the Git repository at:
https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux.git tags/qcom-arm64-for-6.8-2
for you to fetch changes up to 78403b37f6770441f80a78d13772394731afe055:
arm64: dts: qcom: sc8180x: Fix up PCIe nodes (2023-12-20 06:26:30 -0600)
----------------------------------------------------------------
A few more Qualcomm Arm64 DeviceTree updates for v6.8
This corrects the rate of the UTMI clock on IPQ6018 USB0. The SDHCI
controller on SC7280 gains missing markings for being cache-coherent.
For SC8180X a typo in assignment of PCIe refgen clocks is corrected, PCI
controllers are marked cache-coherent, and the USB SS PHY interrupts are
corrected to allow wakeup.
Similarly USB HS PHY and SS PHY interrupts are corrected to allow
wakeup on SDM670.
On SM8550 the X3 cluster idle state is properly described, and the
latency numbers are adjusted for all the idle states.
The PM8550 regulator supplies on X1E are corrected to match the driver
and binding, and the timer node is updated to avoid an unnecessary
validation error.
----------------------------------------------------------------
Abel Vesa (1):
arm64: dts: qcom: x1e80100-qcp: Fix supplies for some LDOs in PM8550
Chukun Pan (1):
arm64: dts: qcom: ipq6018: fix clock rates for GCC_USB0_MOCK_UTMI_CLK
Johan Hovold (3):
arm64: dts: qcom: sdm670: fix USB DP/DM HS PHY interrupts
arm64: dts: qcom: sdm670: fix USB SS wakeup
arm64: dts: qcom: sc8180x: fix USB SS wakeup
Konrad Dybcio (5):
arm64: dts: qcom: sc7280: Mark SDHCI hosts as cache-coherent
arm64: dts: qcom: sm8550: Separate out X3 idle state
arm64: dts: qcom: sm8550: Update idle state time requirements
arm64: dts: qcom: sc8180x: Mark PCIe hosts cache-coherent
arm64: dts: qcom: sc8180x: Fix up PCIe nodes
Krzysztof Kozlowski (1):
arm64: dts: qcom: x1e80100: align mem timer size cells with bindings
arch/arm64/boot/dts/qcom/ipq6018.dtsi | 2 +-
arch/arm64/boot/dts/qcom/sc7280.dtsi | 2 ++
arch/arm64/boot/dts/qcom/sc8180x.dtsi | 14 +++++++++-----
arch/arm64/boot/dts/qcom/sdm670.dtsi | 8 ++++----
arch/arm64/boot/dts/qcom/sm8550.dtsi | 32 ++++++++++++++++++++-----------
arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 4 +---
arch/arm64/boot/dts/qcom/x1e80100.dtsi | 20 +++++++++----------
7 files changed, 48 insertions(+), 34 deletions(-)
WARNING: multiple messages have this Message-ID (diff)
From: Bjorn Andersson <andersson@kernel.org>
To: arm@kernel.org, soc@kernel.org
Cc: linux-arm-msm@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
Andy Gross <agross@kernel.org>, Arnd Bergmann <arnd@arndb.de>,
Olof Johansson <olof@lixom.net>,
Kevin Hilman <khilman@baylibre.com>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Johan Hovold <johan+linaro@kernel.org>,
Abel Vesa <abel.vesa@linaro.org>, Chukun Pan <amadeus@jmu.edu.cn>,
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Subject: [GIT PULL] A few more Qualcomm Arm64 DeviceTree updates for v6.8
Date: Sat, 30 Dec 2023 19:41:06 -0800 [thread overview]
Message-ID: <20231231034108.3262678-1-andersson@kernel.org> (raw)
The following changes since commit b7b9a6aa7aea2bcba2d35d65e4ce2913115485a3:
arm64: dts: qcom: sc8180x-primus: Allow UFS regulators load/mode setting (2023-12-17 14:28:17 -0600)
are available in the Git repository at:
https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux.git tags/qcom-arm64-for-6.8-2
for you to fetch changes up to 78403b37f6770441f80a78d13772394731afe055:
arm64: dts: qcom: sc8180x: Fix up PCIe nodes (2023-12-20 06:26:30 -0600)
----------------------------------------------------------------
A few more Qualcomm Arm64 DeviceTree updates for v6.8
This corrects the rate of the UTMI clock on IPQ6018 USB0. The SDHCI
controller on SC7280 gains missing markings for being cache-coherent.
For SC8180X a typo in assignment of PCIe refgen clocks is corrected, PCI
controllers are marked cache-coherent, and the USB SS PHY interrupts are
corrected to allow wakeup.
Similarly USB HS PHY and SS PHY interrupts are corrected to allow
wakeup on SDM670.
On SM8550 the X3 cluster idle state is properly described, and the
latency numbers are adjusted for all the idle states.
The PM8550 regulator supplies on X1E are corrected to match the driver
and binding, and the timer node is updated to avoid an unnecessary
validation error.
----------------------------------------------------------------
Abel Vesa (1):
arm64: dts: qcom: x1e80100-qcp: Fix supplies for some LDOs in PM8550
Chukun Pan (1):
arm64: dts: qcom: ipq6018: fix clock rates for GCC_USB0_MOCK_UTMI_CLK
Johan Hovold (3):
arm64: dts: qcom: sdm670: fix USB DP/DM HS PHY interrupts
arm64: dts: qcom: sdm670: fix USB SS wakeup
arm64: dts: qcom: sc8180x: fix USB SS wakeup
Konrad Dybcio (5):
arm64: dts: qcom: sc7280: Mark SDHCI hosts as cache-coherent
arm64: dts: qcom: sm8550: Separate out X3 idle state
arm64: dts: qcom: sm8550: Update idle state time requirements
arm64: dts: qcom: sc8180x: Mark PCIe hosts cache-coherent
arm64: dts: qcom: sc8180x: Fix up PCIe nodes
Krzysztof Kozlowski (1):
arm64: dts: qcom: x1e80100: align mem timer size cells with bindings
arch/arm64/boot/dts/qcom/ipq6018.dtsi | 2 +-
arch/arm64/boot/dts/qcom/sc7280.dtsi | 2 ++
arch/arm64/boot/dts/qcom/sc8180x.dtsi | 14 +++++++++-----
arch/arm64/boot/dts/qcom/sdm670.dtsi | 8 ++++----
arch/arm64/boot/dts/qcom/sm8550.dtsi | 32 ++++++++++++++++++++-----------
arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 4 +---
arch/arm64/boot/dts/qcom/x1e80100.dtsi | 20 +++++++++----------
7 files changed, 48 insertions(+), 34 deletions(-)
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2023-12-31 3:37 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-12-31 3:41 Bjorn Andersson [this message]
2023-12-31 3:41 ` [GIT PULL] A few more Qualcomm Arm64 DeviceTree updates for v6.8 Bjorn Andersson
2024-01-02 10:11 ` patchwork-bot+linux-soc
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20231231034108.3262678-1-andersson@kernel.org \
--to=andersson@kernel.org \
--cc=abel.vesa@linaro.org \
--cc=agross@kernel.org \
--cc=amadeus@jmu.edu.cn \
--cc=arm@kernel.org \
--cc=arnd@arndb.de \
--cc=johan+linaro@kernel.org \
--cc=khilman@baylibre.com \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=olof@lixom.net \
--cc=soc@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.