From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
To: cip-dev@lists.cip-project.org,
Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
Pavel Machek <pavel@denx.de>
Cc: Biju Das <biju.das.jz@bp.renesas.com>
Subject: [RFC PATCH 5.10.y-cip 33/39] riscv: dts: renesas: rzfive-smarc-som: Enable WDT
Date: Tue, 30 Jan 2024 20:33:40 +0000 [thread overview]
Message-ID: <20240130203346.94488-34-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw)
In-Reply-To: <20240130203346.94488-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
commit 3e9e6fc9c64f7b9b777c5b2c2e2c9a1326065137 upstream.
Enable WDT node on RZ/Five SMARC SoM.
Note, WDT block is enabled in RZ/G2UL SMARC SoM DTSI [0] hence deleting
the disabled node from RZ/Five SMARC SoM DTSI enables it here too as we
include [0] in RZ/Five SMARC SoM DTSI.
[0] arch/arm64/boot/dts/renesas/rzg2ul-smarc-som.dtsi
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20221118135715.14410-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi | 4 ----
1 file changed, 4 deletions(-)
diff --git a/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi b/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
index 2b7672bc4b52b..fdfd7cd2792bd 100644
--- a/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
+++ b/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
@@ -41,7 +41,3 @@ &ostm2 {
&sdhi0 {
status = "disabled";
};
-
-&wdt0 {
- status = "disabled";
-};
--
2.34.1
next prev parent reply other threads:[~2024-01-30 20:34 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-30 20:33 [RFC PATCH 5.10.y-cip 00/39] Add support for Renesas RZ/Five RISC-V SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 01/39] cacheinfo: clear cache_leaves(cpu) in free_cache_attributes() Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 02/39] riscv: Kconfig: Enable cpufreq kconfig menu Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 03/39] dma-direct: add support for dma_coherent_default_memory Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 04/39] dma-mapping: allow using the global coherent pool for !ARM Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 05/39] dma-mapping: simplify dma_init_coherent_memory Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 06/39] dma-mapping: add a dma_init_global_coherent helper Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 07/39] dma-mapping: make the global coherent pool conditional Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 08/39] of: also handle dma-noncoherent in of_dma_is_coherent() Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 09/39] of/irq: Use interrupts-extended to find parent Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 10/39] irqchip/sifive-plic: Improve naming scheme for per context offsets Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 11/39] irqchip/sifive-plic: Disable S-mode IRQs if running in M-mode Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 12/39] irqchip/sifive-plic: Add support for Renesas RZ/Five SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 13/39] irqchip/sifive-plic: Make better use of the effective affinity mask Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 14/39] irqchip/sifive-plic: Separate the enable and mask operations Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 15/39] clocksource/drivers/renesas-ostm: Add support for RZ/V2L SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 16/39] clocksource/drivers/riscv: Increase the clock source rating Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 17/39] clocksource/drivers/riscv: Get rid of clocksource_arch_init() callback Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 18/39] mmc: host: Kconfig: Make MMC_SDHI_INTERNAL_DMAC config option dependant on ARCH_RENESAS Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 19/39] dt-bindings: riscv: Sort the CPU core list alphabetically Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 20/39] dt-bindings: riscv: Add Andes AX45MP core to the list Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 21/39] dt-bindings: clock: r9a07g043-cpg: Add Renesas RZ/Five CPG Clock and Reset Definitions Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 22/39] dt-bindings: cache: andestech,ax45mp-cache: Add DT binding documentation for L2 cache controller Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 23/39] soc: renesas: Identify RZ/Five SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 24/39] clk: renesas: r9a07g043: Add support for " Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 25/39] cache: Add L2 cache management for Andes AX45MP RISC-V core Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 26/39] cache: ax45mp_cache: Add non coherent support Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 27/39] soc: renesas: Kconfig: Select the required configs for RZ/Five SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 28/39] riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 29/39] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 30/39] riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVK Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 31/39] riscv: dts: renesas: r9a07g043f/rzfive-smarc-som: Enable ADC/OPP/Thermal Zones/TSU Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 32/39] riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C Lad Prabhakar
2024-01-30 20:33 ` Lad Prabhakar [this message]
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 34/39] riscv: dts: renesas: rzfive-smarc-som: Enable OSTM nodes Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 35/39] riscv: dts: renesas: rzfive-smarc-som: Drop PHY interrupt support for ETH{0,1} Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 36/39] riscv: dts: renesas: Clean up dtbs_check W=1 warning due to empty phy node Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 37/39] riscv: dts: renesas: r9a07g043f: Add L2 cache node Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 38/39] riscv: dts: renesas: r9a07g043f: Add dma-noncoherent property Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 39/39] riscv: dts: renesas: rzfive-smarc: Enable the blocks which were explicitly disabled Lad Prabhakar
2024-01-31 11:33 ` [RFC PATCH 5.10.y-cip 00/39] Add support for Renesas RZ/Five RISC-V SoC Pavel Machek
2024-02-01 12:09 ` [cip-dev] " Chris Paterson
2024-02-05 9:45 ` Prabhakar Mahadev Lad
2024-02-05 10:14 ` Pavel Machek
2024-02-05 10:26 ` Prabhakar Mahadev Lad
2024-02-05 10:29 ` Pavel Machek
2024-02-05 10:31 ` Prabhakar Mahadev Lad
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240130203346.94488-34-prabhakar.mahadev-lad.rj@bp.renesas.com \
--to=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=biju.das.jz@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=pavel@denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.